Christopher L Chin
Examiner (ID: 18108)
Most Active Art Unit | 1677 |
Art Unit(s) | 1677, 1621, 1802, 2899, 1641 |
Total Applications | 1906 |
Issued Applications | 1343 |
Pending Applications | 250 |
Abandoned Applications | 291 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 13641617
[patent_doc_number] => 09847774
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-19
[patent_title] => Apparatus and methods for level shifting in a radio frequency system
[patent_app_type] => utility
[patent_app_number] => 15/403951
[patent_app_country] => US
[patent_app_date] => 2017-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 11718
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15403951
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/403951 | Apparatus and methods for level shifting in a radio frequency system | Jan 10, 2017 | Issued |
Array
(
[id] => 12761539
[patent_doc_number] => 20180145681
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => PROGRAMMABLE BIASING FOR PIN DIODE DRIVERS
[patent_app_type] => utility
[patent_app_number] => 15/356336
[patent_app_country] => US
[patent_app_date] => 2016-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6476
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -28
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15356336
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/356336 | Programmable biasing for pin diode drivers | Nov 17, 2016 | Issued |
Array
(
[id] => 12761542
[patent_doc_number] => 20180145682
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => POSITIVE AND NEGATIVE DC-DC CONVERTER FOR BIASING RF CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 15/356355
[patent_app_country] => US
[patent_app_date] => 2016-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15356355
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/356355 | POSITIVE AND NEGATIVE DC-DC CONVERTER FOR BIASING RF CIRCUITS | Nov 17, 2016 | Abandoned |
Array
(
[id] => 11496039
[patent_doc_number] => 20170070224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-09
[patent_title] => 'WAVE LOSS DETECTION CIRCUIT FOR DRIVE SIGNAL AND SWITCHING TRANSISTOR DRIVE CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 15/354488
[patent_app_country] => US
[patent_app_date] => 2016-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 11487
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15354488
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/354488 | Wave loss detection circuit for drive signal and switching transistor drive circuit | Nov 16, 2016 | Issued |
Array
(
[id] => 12208914
[patent_doc_number] => 20180054139
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-22
[patent_title] => 'SENSORLESS MEASUREMENT METHOD AND DEVICE FOR FILTER CAPACITOR CURRENT BY USING A STATE OBSERVER'
[patent_app_type] => utility
[patent_app_number] => 15/354528
[patent_app_country] => US
[patent_app_date] => 2016-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10184
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15354528
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/354528 | Sensorless measurement method and device for filter capacitor current by using a state observer | Nov 16, 2016 | Issued |
Array
(
[id] => 14300397
[patent_doc_number] => 10290329
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Charge pump apparatus
[patent_app_type] => utility
[patent_app_number] => 15/352610
[patent_app_country] => US
[patent_app_date] => 2016-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 7154
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 355
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15352610
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/352610 | Charge pump apparatus | Nov 15, 2016 | Issued |
Array
(
[id] => 14368355
[patent_doc_number] => 10305499
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Frequency synthesizer
[patent_app_type] => utility
[patent_app_number] => 15/349220
[patent_app_country] => US
[patent_app_date] => 2016-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 44
[patent_no_of_words] => 20193
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15349220
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/349220 | Frequency synthesizer | Nov 10, 2016 | Issued |
Array
(
[id] => 15734543
[patent_doc_number] => 10615712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => Self-powered clock input buffer
[patent_app_type] => utility
[patent_app_number] => 15/349432
[patent_app_country] => US
[patent_app_date] => 2016-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7318
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15349432
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/349432 | Self-powered clock input buffer | Nov 10, 2016 | Issued |
Array
(
[id] => 13230077
[patent_doc_number] => 10128824
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Common-mode clamping circuit and method thereof
[patent_app_type] => utility
[patent_app_number] => 15/343247
[patent_app_country] => US
[patent_app_date] => 2016-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3630
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15343247
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/343247 | Common-mode clamping circuit and method thereof | Nov 3, 2016 | Issued |
Array
(
[id] => 12048013
[patent_doc_number] => 09825628
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-21
[patent_title] => 'Electronic device and operation method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/283450
[patent_app_country] => US
[patent_app_date] => 2016-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8063
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 14
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15283450
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/283450 | Electronic device and operation method thereof | Oct 2, 2016 | Issued |
Array
(
[id] => 11571806
[patent_doc_number] => 20170110450
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'COMPLEMENTARY SOI LATERAL BIPOLAR TRANSISTORS WITH BACKPLATE BIAS'
[patent_app_type] => utility
[patent_app_number] => 15/278459
[patent_app_country] => US
[patent_app_date] => 2016-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 5226
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15278459
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/278459 | Complementary SOI lateral bipolar transistors with backplate bias | Sep 27, 2016 | Issued |
Array
(
[id] => 13243021
[patent_doc_number] => 10134720
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-11-20
[patent_title] => Package including a plurality of stacked semiconductor devices having area efficient ESD protection
[patent_app_type] => utility
[patent_app_number] => 15/259759
[patent_app_country] => US
[patent_app_date] => 2016-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 5586
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15259759
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/259759 | Package including a plurality of stacked semiconductor devices having area efficient ESD protection | Sep 7, 2016 | Issued |
Array
(
[id] => 13228865
[patent_doc_number] => 10128215
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-11-13
[patent_title] => Package including a plurality of stacked semiconductor devices having area efficient ESD protection
[patent_app_type] => utility
[patent_app_number] => 15/259735
[patent_app_country] => US
[patent_app_date] => 2016-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 5586
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15259735
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/259735 | Package including a plurality of stacked semiconductor devices having area efficient ESD protection | Sep 7, 2016 | Issued |
Array
(
[id] => 14302147
[patent_doc_number] => 10291211
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Adaptive pulse generation circuits for clocking pulse latches with minimum hold time
[patent_app_type] => utility
[patent_app_number] => 15/259633
[patent_app_country] => US
[patent_app_date] => 2016-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7885
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15259633
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/259633 | Adaptive pulse generation circuits for clocking pulse latches with minimum hold time | Sep 7, 2016 | Issued |
Array
(
[id] => 13189333
[patent_doc_number] => 10110205
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-23
[patent_title] => Method and apparatus for clock skew control with low jitter in an integrated circuit
[patent_app_type] => utility
[patent_app_number] => 15/257963
[patent_app_country] => US
[patent_app_date] => 2016-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 9244
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15257963
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/257963 | Method and apparatus for clock skew control with low jitter in an integrated circuit | Sep 6, 2016 | Issued |
Array
(
[id] => 12224286
[patent_doc_number] => 20180062646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'LOW CAPACITANCE SWITCH FOR PROGRAMMABLE GAIN AMPLIFIER OR PROGRAMABLE GAIN INSTRUMENTATION AMPLIFIER'
[patent_app_type] => utility
[patent_app_number] => 15/254782
[patent_app_country] => US
[patent_app_date] => 2016-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9149
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15254782
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/254782 | Low capacitance switch for programmable gain amplifier or programable gain instrumentation amplifier | Aug 31, 2016 | Issued |
Array
(
[id] => 13894941
[patent_doc_number] => 10200029
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-05
[patent_title] => Low capacitance analog switch or transmission gate
[patent_app_type] => utility
[patent_app_number] => 15/254696
[patent_app_country] => US
[patent_app_date] => 2016-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 9009
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15254696
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/254696 | Low capacitance analog switch or transmission gate | Aug 31, 2016 | Issued |
Array
(
[id] => 12223624
[patent_doc_number] => 20180061984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'SELF-BIASING AND SELF-SEQUENCING OF DEPLETION-MODE TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 15/250220
[patent_app_country] => US
[patent_app_date] => 2016-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4107
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15250220
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/250220 | SELF-BIASING AND SELF-SEQUENCING OF DEPLETION-MODE TRANSISTORS | Aug 28, 2016 | Abandoned |
Array
(
[id] => 15824295
[patent_doc_number] => 10637351
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Regulated voltage systems and methods using intrinsically varied process characteristics
[patent_app_type] => utility
[patent_app_number] => 15/218126
[patent_app_country] => US
[patent_app_date] => 2016-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 5401
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15218126
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/218126 | Regulated voltage systems and methods using intrinsically varied process characteristics | Jul 24, 2016 | Issued |
Array
(
[id] => 12203042
[patent_doc_number] => 09906123
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-27
[patent_title] => 'Charge-pump and dynamic charge-pump device including the same'
[patent_app_type] => utility
[patent_app_number] => 15/212724
[patent_app_country] => US
[patent_app_date] => 2016-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 6117
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 280
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15212724
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/212724 | Charge-pump and dynamic charge-pump device including the same | Jul 17, 2016 | Issued |