Christopher L Chin
Examiner (ID: 18108)
Most Active Art Unit | 1677 |
Art Unit(s) | 1677, 1621, 1802, 2899, 1641 |
Total Applications | 1906 |
Issued Applications | 1343 |
Pending Applications | 250 |
Abandoned Applications | 291 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 10337279
[patent_doc_number] => 20150222284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-06
[patent_title] => 'SYSTEM AND METHOD FOR DYNAMIC FREQUENCY ESTIMATION FOR A SPREAD-SPECTRUM DIGITAL PHASE-LOCKED LOOP'
[patent_app_type] => utility
[patent_app_number] => 14/169598
[patent_app_country] => US
[patent_app_date] => 2014-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3524
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14169598
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/169598 | System and method for dynamic frequency estimation for a spread-spectrum digital phase-locked loop | Jan 30, 2014 | Issued |
Array
(
[id] => 10322504
[patent_doc_number] => 20150207508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-23
[patent_title] => 'LEVEL CONVERSION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 14/161038
[patent_app_country] => US
[patent_app_date] => 2014-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6479
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14161038
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/161038 | LEVEL CONVERSION CIRCUIT | Jan 21, 2014 | Abandoned |
Array
(
[id] => 10320318
[patent_doc_number] => 20150205322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-23
[patent_title] => 'ELECTRONIC CIRCUIT AND METHOD FOR PROVIDING A CLOCK SIGNAL'
[patent_app_type] => utility
[patent_app_number] => 14/159533
[patent_app_country] => US
[patent_app_date] => 2014-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5936
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14159533
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/159533 | Electronic circuit and method for providing a clock signal | Jan 20, 2014 | Issued |
Array
(
[id] => 10315656
[patent_doc_number] => 20150200659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-16
[patent_title] => 'TRIANGULAR WAVE GENERATING CIRCUIT TO PROVIDE CLOCK SYNCHRONIZATION'
[patent_app_type] => utility
[patent_app_number] => 14/156264
[patent_app_country] => US
[patent_app_date] => 2014-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3925
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14156264
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/156264 | Triangular wave generating circuit to provide clock synchronization | Jan 14, 2014 | Issued |
Array
(
[id] => 10309884
[patent_doc_number] => 20150194887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-09
[patent_title] => 'POWER GATING TECHNIQUES WITH SMOOTH TRANSITION'
[patent_app_type] => utility
[patent_app_number] => 14/151337
[patent_app_country] => US
[patent_app_date] => 2014-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6328
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14151337
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/151337 | Power gating techniques with smooth transition | Jan 8, 2014 | Issued |
Array
(
[id] => 10303543
[patent_doc_number] => 20150188543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-02
[patent_title] => 'LEVEL SHIFTER CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 14/146721
[patent_app_country] => US
[patent_app_date] => 2014-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4116
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14146721
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/146721 | Level shifter circuit | Jan 1, 2014 | Issued |
Array
(
[id] => 10132746
[patent_doc_number] => 09166595
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-20
[patent_title] => 'Configurable flip-flop circuit'
[patent_app_type] => utility
[patent_app_number] => 14/141469
[patent_app_country] => US
[patent_app_date] => 2013-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9915
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 936
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14141469
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/141469 | Configurable flip-flop circuit | Dec 26, 2013 | Issued |
Array
(
[id] => 10605778
[patent_doc_number] => 09326354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'User control of an environmental parameter of a structure'
[patent_app_type] => utility
[patent_app_number] => 14/138017
[patent_app_country] => US
[patent_app_date] => 2013-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6340
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14138017
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/138017 | User control of an environmental parameter of a structure | Dec 20, 2013 | Issued |
Array
(
[id] => 11360815
[patent_doc_number] => 09537479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Programmable impedance transmitter for serial communication'
[patent_app_type] => utility
[patent_app_number] => 14/107993
[patent_app_country] => US
[patent_app_date] => 2013-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7738
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14107993
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/107993 | Programmable impedance transmitter for serial communication | Dec 15, 2013 | Issued |
Array
(
[id] => 12257578
[patent_doc_number] => 09929735
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Phase correction of multiple phase clock transmission and method for performing the same'
[patent_app_type] => utility
[patent_app_number] => 14/088587
[patent_app_country] => US
[patent_app_date] => 2013-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8434
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14088587
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/088587 | Phase correction of multiple phase clock transmission and method for performing the same | Nov 24, 2013 | Issued |
Array
(
[id] => 12555480
[patent_doc_number] => 10014725
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-03
[patent_title] => Hybrid wireless power transmitting system and method therefor
[patent_app_type] => utility
[patent_app_number] => 15/033449
[patent_app_country] => US
[patent_app_date] => 2013-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 15545
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15033449
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/033449 | Hybrid wireless power transmitting system and method therefor | Nov 14, 2013 | Issued |
Array
(
[id] => 11201786
[patent_doc_number] => 09432009
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-30
[patent_title] => 'Circuit delay monitoring apparatus and method'
[patent_app_type] => utility
[patent_app_number] => 14/081900
[patent_app_country] => US
[patent_app_date] => 2013-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 8785
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14081900
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/081900 | Circuit delay monitoring apparatus and method | Nov 14, 2013 | Issued |
Array
(
[id] => 10503176
[patent_doc_number] => 09231579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-05
[patent_title] => 'Highly linear buffer'
[patent_app_type] => utility
[patent_app_number] => 14/074241
[patent_app_country] => US
[patent_app_date] => 2013-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 3966
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14074241
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/074241 | Highly linear buffer | Nov 6, 2013 | Issued |
Array
(
[id] => 10165962
[patent_doc_number] => 09197198
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-24
[patent_title] => 'Latch comparator circuits and methods'
[patent_app_type] => utility
[patent_app_number] => 14/065854
[patent_app_country] => US
[patent_app_date] => 2013-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4017
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 335
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14065854
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/065854 | Latch comparator circuits and methods | Oct 28, 2013 | Issued |
Array
(
[id] => 10224061
[patent_doc_number] => 20150109054
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-23
[patent_title] => 'READY-FLAG CIRCUITRY FOR DIFFERENTIAL AMPLIFIERS'
[patent_app_type] => utility
[patent_app_number] => 14/057886
[patent_app_country] => US
[patent_app_date] => 2013-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4427
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14057886
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/057886 | Ready-flag circuitry for differential amplifiers | Oct 17, 2013 | Issued |
Array
(
[id] => 10206648
[patent_doc_number] => 20150091635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'HIGH SPEED, LOW POWER, ISOLATED MULTIPLEXER'
[patent_app_type] => utility
[patent_app_number] => 14/042632
[patent_app_country] => US
[patent_app_date] => 2013-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 11435
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14042632
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/042632 | High speed, low power, isolated multiplexer | Sep 29, 2013 | Issued |
Array
(
[id] => 11279531
[patent_doc_number] => 09496012
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-15
[patent_title] => 'Method and apparatus for reference voltage calibration in a single-ended receiver'
[patent_app_type] => utility
[patent_app_number] => 14/040532
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 5443
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14040532
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/040532 | Method and apparatus for reference voltage calibration in a single-ended receiver | Sep 26, 2013 | Issued |
Array
(
[id] => 12396627
[patent_doc_number] => 09966467
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-08
[patent_title] => Integrated circuit and code generating method
[patent_app_type] => utility
[patent_app_number] => 14/038772
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 60
[patent_no_of_words] => 7414
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14038772
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/038772 | Integrated circuit and code generating method | Sep 26, 2013 | Issued |
Array
(
[id] => 9914872
[patent_doc_number] => 20150070077
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'SIGNAL DISTRIBUTION CIRCUITRY'
[patent_app_type] => utility
[patent_app_number] => 14/025313
[patent_app_country] => US
[patent_app_date] => 2013-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5972
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14025313
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/025313 | Signal distribution circuitry | Sep 11, 2013 | Issued |
Array
(
[id] => 13654427
[patent_doc_number] => 09853540
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-26
[patent_title] => Power supply circuit
[patent_app_type] => utility
[patent_app_number] => 14/023858
[patent_app_country] => US
[patent_app_date] => 2013-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 48
[patent_no_of_words] => 11894
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14023858
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/023858 | Power supply circuit | Sep 10, 2013 | Issued |