Christopher L. Parry

Array ( [id] => 18614081 [patent_doc_number] => 20230280818 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-09-07 [patent_title] => VEHICULAR ADVERTISEMENT DISPLAY DEVICE AND VEHICLE [patent_app_type] => utility [patent_app_number] => 18/159089 [patent_app_country] => US [patent_app_date] => 2023-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7729 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -5 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18159089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19320016 [patent_doc_number] => 20240241560 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-07-18 [patent_title] => Power Control in a Computing Device [patent_app_type] => utility [patent_app_number] => 18/097359 [patent_app_country] => US [patent_app_date] => 2023-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1998 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18097359 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19858741 [patent_doc_number] => 12261602 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-03-25 [patent_title] => Ultra-low power adaptively reconfigurable system [patent_app_type] => utility [patent_app_number] => 18/082900 [patent_app_country] => US [patent_app_date] => 2022-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 13465 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18082900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20344631 [patent_doc_number] => 12468361 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-11-11 [patent_title] => Sustained power limit control in heterogeneous computing platforms [patent_app_type] => utility [patent_app_number] => 18/062602 [patent_app_country] => US [patent_app_date] => 2022-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9713 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18062602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19235562 [patent_doc_number] => 20240192756 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-06-13 [patent_title] => PEAK POWER LIMIT CONTROL IN HETEROGENEOUS COMPUTING PLATFORMS [patent_app_type] => utility [patent_app_number] => 18/062651 [patent_app_country] => US [patent_app_date] => 2022-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14607 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18062651 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19302893 [patent_doc_number] => 20240231472 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-07-11 [patent_title] => APPARATUS AND METHOD FOR IMPLEMENTING O-CLOUD NODE P-STATE CHANGE [patent_app_type] => utility [patent_app_number] => 18/002971 [patent_app_country] => US [patent_app_date] => 2022-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7930 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18002971 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19320022 [patent_doc_number] => 20240241566 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-07-18 [patent_title] => APPARATUS AND METHOD FOR IMPLEMENTING O-CLOUD NODE C-STATE CHANGE [patent_app_type] => utility [patent_app_number] => 18/012504 [patent_app_country] => US [patent_app_date] => 2022-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8099 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18012504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20344815 [patent_doc_number] => 12468546 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-11-11 [patent_title] => Systems and methods for protecting information handling system boot using smart network interface controllers [patent_app_type] => utility [patent_app_number] => 18/050643 [patent_app_country] => US [patent_app_date] => 2022-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4665 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18050643 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19302886 [patent_doc_number] => 20240231465 [patent_country] => US [patent_kind] => A9 [patent_issue_date] => 2024-07-11 [patent_title] => MULTI-CORE PROCESSOR FREQUENCY LIMIT DETERMINATION [patent_app_type] => utility [patent_app_number] => 17/969524 [patent_app_country] => US [patent_app_date] => 2022-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9999 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17969524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19302886 [patent_doc_number] => 20240231465 [patent_country] => US [patent_kind] => A9 [patent_issue_date] => 2024-07-11 [patent_title] => MULTI-CORE PROCESSOR FREQUENCY LIMIT DETERMINATION [patent_app_type] => utility [patent_app_number] => 17/969524 [patent_app_country] => US [patent_app_date] => 2022-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9999 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17969524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20415879 [patent_doc_number] => 12499165 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-12-16 [patent_title] => Profiling user activity to achieve social and governance objectives [patent_app_type] => utility [patent_app_number] => 17/936992 [patent_app_country] => US [patent_app_date] => 2022-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 24 [patent_no_of_words] => 37324 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17936992 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19084543 [patent_doc_number] => 20240111344 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-04-04 [patent_title] => CONTROL SCHEME FOR REGULATING THERMOELECTRIC COOLING DEVICE POWER FOR A COMPUTING DEVICE [patent_app_type] => utility [patent_app_number] => 17/956821 [patent_app_country] => US [patent_app_date] => 2022-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12457 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17956821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18727600 [patent_doc_number] => 20230341891 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-10-26 [patent_title] => GLITCH-FREE CLOCK SWITCHING CIRCUIT WITH CLOCK LOSS TOLERANCE AND OPERATION METHOD THEREOF AND GLITCH-FREE CLOCK SWITCHING DEVICE [patent_app_type] => utility [patent_app_number] => 17/896084 [patent_app_country] => US [patent_app_date] => 2022-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7735 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 306 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17896084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19005852 [patent_doc_number] => 20240069923 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-02-29 [patent_title] => STANDARDIZED AND ROBUST FRAMEWORK TO ENHANCE BOOTLOADER CONFIGURATION MANAGEMENT [patent_app_type] => utility [patent_app_number] => 17/894350 [patent_app_country] => US [patent_app_date] => 2022-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7357 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17894350 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18819304 [patent_doc_number] => 20230393644 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-12-07 [patent_title] => VOLTAGE FREQUENCY SCALING BASED ON ERROR RATE [patent_app_type] => utility [patent_app_number] => 17/893850 [patent_app_country] => US [patent_app_date] => 2022-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7789 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17893850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18976242 [patent_doc_number] => 20240056334 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-02-15 [patent_title] => METHODS AND APPARATUS FOR DIGITAL DATA COMMUNICATION WITH BUS POWER OVER INTERCONNECTS [patent_app_type] => utility [patent_app_number] => 17/885339 [patent_app_country] => US [patent_app_date] => 2022-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9627 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17885339 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19530263 [patent_doc_number] => 20240354165 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-24 [patent_title] => GRID COMPUTING MANAGEMENT DEVICE AND MANAGEMENT METHOD [patent_app_type] => utility [patent_app_number] => 18/684857 [patent_app_country] => US [patent_app_date] => 2022-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 13156 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -1 [patent_words_short_claim] => 266 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18684857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18925554 [patent_doc_number] => 20240028558 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-01-25 [patent_title] => DISABLING PROCESSOR CORES FOR BEST LATENCY IN A MULTIPLE CORE PROCESSOR [patent_app_type] => utility [patent_app_number] => 17/871034 [patent_app_country] => US [patent_app_date] => 2022-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6393 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17871034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18925732 [patent_doc_number] => 20240028736 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-01-25 [patent_title] => VALIDATION AND RECOVERY OF OPERATING SYSTEM BOOT FILES DURING OS INSTALLATION AND RUNTIME FOR UEFI SECURE BOOT SYSTEMS [patent_app_type] => utility [patent_app_number] => 17/870979 [patent_app_country] => US [patent_app_date] => 2022-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6594 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17870979 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17961894 [patent_doc_number] => 20220342475 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-10-27 [patent_title] => TERMINAL CONTROL METHOD AND TERMINAL [patent_app_type] => utility [patent_app_number] => 17/861997 [patent_app_country] => US [patent_app_date] => 2022-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10515 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17861997 [rel_patent_id] =>[rel_patent_doc_number] =>)