
Christopher M. Gross
Examiner (ID: 14649, Phone: (571)272-4446 , Office: P/1639 )
| Most Active Art Unit | 1639 |
| Art Unit(s) | 1675, 1684, 1639, 1636 |
| Total Applications | 901 |
| Issued Applications | 468 |
| Pending Applications | 119 |
| Abandoned Applications | 336 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5932361
[patent_doc_number] => 20110210379
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-01
[patent_title] => 'FIN-JFET'
[patent_app_type] => utility
[patent_app_number] => 13/086246
[patent_app_country] => US
[patent_app_date] => 2011-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10551
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20110210379.pdf
[firstpage_image] =>[orig_patent_app_number] => 13086246
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/086246 | Fin-JFET | Apr 12, 2011 | Issued |
Array
(
[id] => 6189139
[patent_doc_number] => 20110171819
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-14
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/069269
[patent_app_country] => US
[patent_app_date] => 2011-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4461
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0171/20110171819.pdf
[firstpage_image] =>[orig_patent_app_number] => 13069269
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/069269 | Semiconductor device and method for fabricating thereof | Mar 21, 2011 | Issued |
Array
(
[id] => 9195294
[patent_doc_number] => 20130334609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-19
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/003225
[patent_app_country] => US
[patent_app_date] => 2011-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9884
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14003225
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/003225 | Semiconductor device including dummy transistors with reduced off-leakage current | Mar 3, 2011 | Issued |
Array
(
[id] => 9818300
[patent_doc_number] => 08928089
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-06
[patent_title] => 'Semiconductor structure and method for forming the same'
[patent_app_type] => utility
[patent_app_number] => 13/201827
[patent_app_country] => US
[patent_app_date] => 2011-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 3301
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13201827
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/201827 | Semiconductor structure and method for forming the same | Feb 23, 2011 | Issued |
Array
(
[id] => 5963218
[patent_doc_number] => 20110147822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'Semiconductor memory device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/929894
[patent_app_country] => US
[patent_app_date] => 2011-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4626
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20110147822.pdf
[firstpage_image] =>[orig_patent_app_number] => 12929894
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/929894 | Semiconductor memory device and method for manufacturing the same | Feb 22, 2011 | Abandoned |
Array
(
[id] => 10086452
[patent_doc_number] => 09123807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-01
[patent_title] => 'Reduction of parasitic capacitance in a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/019695
[patent_app_country] => US
[patent_app_date] => 2011-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5092
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13019695
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/019695 | Reduction of parasitic capacitance in a semiconductor device | Feb 1, 2011 | Issued |
Array
(
[id] => 6105734
[patent_doc_number] => 20110186798
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-04
[patent_title] => 'Phase Changeable Memory Devices and Methods of Forming the Same'
[patent_app_type] => utility
[patent_app_number] => 13/019822
[patent_app_country] => US
[patent_app_date] => 2011-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 15161
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20110186798.pdf
[firstpage_image] =>[orig_patent_app_number] => 13019822
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/019822 | Phase Changeable Memory Devices and Methods of Forming the Same | Feb 1, 2011 | Abandoned |
Array
(
[id] => 10831830
[patent_doc_number] => 08860000
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-14
[patent_title] => 'Nonvolatile semiconductor memory device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/019630
[patent_app_country] => US
[patent_app_date] => 2011-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 5048
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13019630
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/019630 | Nonvolatile semiconductor memory device and method of manufacturing the same | Feb 1, 2011 | Issued |
Array
(
[id] => 8321354
[patent_doc_number] => 20120193756
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-02
[patent_title] => 'DIODES WITH NATIVE OXIDE REGIONS FOR USE IN MEMORY ARRAYS AND METHODS OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/020007
[patent_app_country] => US
[patent_app_date] => 2011-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5889
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13020007
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/020007 | Diodes with native oxide regions for use in memory arrays and methods of forming the same | Feb 1, 2011 | Issued |
Array
(
[id] => 8969104
[patent_doc_number] => 08507918
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-13
[patent_title] => 'Multilayer semiconductor devices with channel patterns having a graded grain structure'
[patent_app_type] => utility
[patent_app_number] => 13/018833
[patent_app_country] => US
[patent_app_date] => 2011-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 10885
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13018833
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/018833 | Multilayer semiconductor devices with channel patterns having a graded grain structure | Jan 31, 2011 | Issued |
Array
(
[id] => 6177604
[patent_doc_number] => 20110121362
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-26
[patent_title] => 'RF Circuits Including Transistors Having Strained Material Layers'
[patent_app_type] => utility
[patent_app_number] => 13/017694
[patent_app_country] => US
[patent_app_date] => 2011-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20110121362.pdf
[firstpage_image] =>[orig_patent_app_number] => 13017694
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/017694 | RF circuits including transistors having strained material layers | Jan 30, 2011 | Issued |
Array
(
[id] => 6105978
[patent_doc_number] => 20110186893
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-04
[patent_title] => 'OPTICAL-SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/017063
[patent_app_country] => US
[patent_app_date] => 2011-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6763
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20110186893.pdf
[firstpage_image] =>[orig_patent_app_number] => 13017063
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/017063 | Optical-semiconductor device | Jan 30, 2011 | Issued |
Array
(
[id] => 6001883
[patent_doc_number] => 20110117722
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-19
[patent_title] => 'Semiconductor Device With Charge Storage Pattern And Method For Fabricating The Same'
[patent_app_type] => utility
[patent_app_number] => 13/011607
[patent_app_country] => US
[patent_app_date] => 2011-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2999
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20110117722.pdf
[firstpage_image] =>[orig_patent_app_number] => 13011607
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/011607 | Methods for fabricating semiconductor devices with charge storage patterns | Jan 20, 2011 | Issued |
Array
(
[id] => 10604319
[patent_doc_number] => 09324891
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'Solar cell, solar cell panel, and device comprising solar cell'
[patent_app_type] => utility
[patent_app_number] => 13/518308
[patent_app_country] => US
[patent_app_date] => 2010-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 39
[patent_no_of_words] => 23738
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13518308
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/518308 | Solar cell, solar cell panel, and device comprising solar cell | Dec 21, 2010 | Issued |
Array
(
[id] => 8788958
[patent_doc_number] => 20130105927
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-02
[patent_title] => 'PHOTOELECTRIC CONVERSION ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 13/520495
[patent_app_country] => US
[patent_app_date] => 2010-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11293
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13520495
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/520495 | PHOTOELECTRIC CONVERSION ELEMENT | Dec 21, 2010 | Abandoned |
Array
(
[id] => 8249081
[patent_doc_number] => 20120153413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'Non-Volatile Memory Cell with Lateral Pinning'
[patent_app_type] => utility
[patent_app_number] => 12/973536
[patent_app_country] => US
[patent_app_date] => 2010-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3674
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20120153413.pdf
[firstpage_image] =>[orig_patent_app_number] => 12973536
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/973536 | Non-volatile memory cell with lateral pinning | Dec 19, 2010 | Issued |
Array
(
[id] => 6169986
[patent_doc_number] => 20110175191
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'ISOLATION TRENCHES FOR SEMICONDUCTOR LAYERS'
[patent_app_type] => utility
[patent_app_number] => 12/973505
[patent_app_country] => US
[patent_app_date] => 2010-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9243
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20110175191.pdf
[firstpage_image] =>[orig_patent_app_number] => 12973505
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/973505 | ISOLATION TRENCHES FOR SEMICONDUCTOR LAYERS | Dec 19, 2010 | Abandoned |
Array
(
[id] => 8956541
[patent_doc_number] => 08502319
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-06
[patent_title] => 'Semiconductor device and production method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/973261
[patent_app_country] => US
[patent_app_date] => 2010-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 24
[patent_no_of_words] => 9244
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12973261
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/973261 | Semiconductor device and production method thereof | Dec 19, 2010 | Issued |
Array
(
[id] => 10837825
[patent_doc_number] => 08865497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Planar cavity MEMS and related structures, methods of manufacture and design structures'
[patent_app_type] => utility
[patent_app_number] => 12/973422
[patent_app_country] => US
[patent_app_date] => 2010-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 77
[patent_no_of_words] => 19094
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12973422
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/973422 | Planar cavity MEMS and related structures, methods of manufacture and design structures | Dec 19, 2010 | Issued |
Array
(
[id] => 7666829
[patent_doc_number] => 20110316098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-29
[patent_title] => 'PLANAR CAVITY MEMS AND RELATED STRUCTURES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 12/973333
[patent_app_country] => US
[patent_app_date] => 2010-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 19295
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12973333
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/973333 | Planar cavity MEMS and related structures, methods of manufacture and design structures | Dec 19, 2010 | Issued |