Christopher M. Gross

Array ( [id] => 260401 [patent_doc_number] => 07573129 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-11 [patent_title] => 'Contrast interposer stacking system and method' [patent_app_type] => utility [patent_app_number] => 11/533743 [patent_app_country] => US [patent_app_date] => 2006-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 4094 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/573/07573129.pdf [firstpage_image] =>[orig_patent_app_number] => 11533743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 360050 [patent_doc_number] => 07485929 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-03 [patent_title] => 'Semiconductor-on-insulator (SOI) strained active areas' [patent_app_type] => utility [patent_app_number] => 11/522282 [patent_app_country] => US [patent_app_date] => 2006-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2477 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/485/07485929.pdf [firstpage_image] =>[orig_patent_app_number] => 11522282 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7551122 [patent_doc_number] => 08063456 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-22 [patent_title] => 'Mechanical switch with a curved bilayer' [patent_app_type] => utility [patent_app_number] => 11/519623 [patent_app_country] => US [patent_app_date] => 2006-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 6792 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/063/08063456.pdf [firstpage_image] =>[orig_patent_app_number] => 11519623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10624546 [patent_doc_number] => 09343496 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-05-17 [patent_title] => 'Solid-state imaging device, production method thereof and camera' [patent_app_type] => utility [patent_app_number] => 11/519663 [patent_app_country] => US [patent_app_date] => 2006-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 4711 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11519663 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 250793 [patent_doc_number] => 07582549 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-01 [patent_title] => 'Atomic layer deposited barium strontium titanium oxide films' [patent_app_type] => utility [patent_app_number] => 11/510803 [patent_app_country] => US [patent_app_date] => 2006-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 11160 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/582/07582549.pdf [firstpage_image] =>[orig_patent_app_number] => 11510803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5886149 [patent_doc_number] => 20060274483 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-07 [patent_title] => 'PRINTED CIRCUIT BOARD FOR CONNECTING OF MULT-WIRE CABLING TO SURGE PROTECTORS' [patent_app_type] => utility [patent_app_number] => 11/465363 [patent_app_country] => US [patent_app_date] => 2006-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4826 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0274/20060274483.pdf [firstpage_image] =>[orig_patent_app_number] => 11465363 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4651666 [patent_doc_number] => 20080038922 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-14 [patent_title] => 'Etch-stop layer and method of use' [patent_app_type] => utility [patent_app_number] => 11/502277 [patent_app_country] => US [patent_app_date] => 2006-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2155 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0038/20080038922.pdf [firstpage_image] =>[orig_patent_app_number] => 11502277 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5622981 [patent_doc_number] => 20060261486 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-23 [patent_title] => 'Semiconductor device including interconnection structure in which lines having different widths are connected with each other' [patent_app_type] => utility [patent_app_number] => 11/495786 [patent_app_country] => US [patent_app_date] => 2006-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5305 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0261/20060261486.pdf [firstpage_image] =>[orig_patent_app_number] => 11495786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5202367 [patent_doc_number] => 20070023846 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-01 [patent_title] => 'Transistor' [patent_app_type] => utility [patent_app_number] => 11/495804 [patent_app_country] => US [patent_app_date] => 2006-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3109 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20070023846.pdf [firstpage_image] =>[orig_patent_app_number] => 11495804 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5622890 [patent_doc_number] => 20060261395 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-23 [patent_title] => 'Semiconductor fabrication using a collar' [patent_app_type] => utility [patent_app_number] => 11/490770 [patent_app_country] => US [patent_app_date] => 2006-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7077 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0261/20060261395.pdf [firstpage_image] =>[orig_patent_app_number] => 11490770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4800546 [patent_doc_number] => 20080012133 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-01-17 [patent_title] => 'Reducing resistivity in interconnect structures by forming an inter-layer' [patent_app_type] => utility [patent_app_number] => 11/486893 [patent_app_country] => US [patent_app_date] => 2006-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3031 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20080012133.pdf [firstpage_image] =>[orig_patent_app_number] => 11486893 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 491585 [patent_doc_number] => 07215019 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-05-08 [patent_title] => 'Semiconductor chip assembly with pillar press-fit into ground plane' [patent_app_type] => utility [patent_app_number] => 11/478289 [patent_app_country] => US [patent_app_date] => 2006-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 38 [patent_figures_cnt] => 150 [patent_no_of_words] => 28945 [patent_no_of_claims] => 100 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/215/07215019.pdf [firstpage_image] =>[orig_patent_app_number] => 11478289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5138983 [patent_doc_number] => 20070001199 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Circuits and Integrated Circuits Including Field Effect Transistors Having Differing Body Effects' [patent_app_type] => utility [patent_app_number] => 11/426494 [patent_app_country] => US [patent_app_date] => 2006-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 7195 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20070001199.pdf [firstpage_image] =>[orig_patent_app_number] => 11426494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5848714 [patent_doc_number] => 20060231922 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-19 [patent_title] => 'GATE DIELECTRIC ANTIFUSE CIRCUIT TO PROTECT A HIGH-VOLTAGE TRANSISTOR' [patent_app_type] => utility [patent_app_number] => 11/426523 [patent_app_country] => US [patent_app_date] => 2006-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9337 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0231/20060231922.pdf [firstpage_image] =>[orig_patent_app_number] => 11426523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5228177 [patent_doc_number] => 20070290284 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-20 [patent_title] => 'Incident light angle detector for light sensitive integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/471054 [patent_app_country] => US [patent_app_date] => 2006-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5489 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0290/20070290284.pdf [firstpage_image] =>[orig_patent_app_number] => 11471054 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5228184 [patent_doc_number] => 20070290291 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-20 [patent_title] => 'HIGH VOLTAGE DEVICES' [patent_app_type] => utility [patent_app_number] => 11/424604 [patent_app_country] => US [patent_app_date] => 2006-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2715 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0290/20070290291.pdf [firstpage_image] =>[orig_patent_app_number] => 11424604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5685896 [patent_doc_number] => 20060284211 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-21 [patent_title] => 'POWER SEMICONDUCTOR MODULE' [patent_app_type] => utility [patent_app_number] => 11/424434 [patent_app_country] => US [patent_app_date] => 2006-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5261 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0284/20060284211.pdf [firstpage_image] =>[orig_patent_app_number] => 11424434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5228214 [patent_doc_number] => 20070290321 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-12-20 [patent_title] => 'DIE STACK CAPACITORS, ASSEMBLIES AND METHODS' [patent_app_type] => utility [patent_app_number] => 11/424019 [patent_app_country] => US [patent_app_date] => 2006-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6229 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0290/20070290321.pdf [firstpage_image] =>[orig_patent_app_number] => 11424019 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 827222 [patent_doc_number] => 07402890 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-22 [patent_title] => 'Method for symmetric capacitor formation' [patent_app_type] => utility [patent_app_number] => 11/421774 [patent_app_country] => US [patent_app_date] => 2006-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 4161 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/402/07402890.pdf [firstpage_image] =>[orig_patent_app_number] => 11421774 [rel_patent_id] =>[rel_patent_doc_number] =>)