
Christopher M. Rodd
Examiner (ID: 15351, Phone: (571)270-1299 , Office: P/1766 )
| Most Active Art Unit | 1766 |
| Art Unit(s) | 1766, 1759 |
| Total Applications | 1078 |
| Issued Applications | 789 |
| Pending Applications | 96 |
| Abandoned Applications | 219 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7618475
[patent_doc_number] => 06944715
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-13
[patent_title] => 'Value based caching'
[patent_app_type] => utility
[patent_app_number] => 10/217713
[patent_app_country] => US
[patent_app_date] => 2002-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4026
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/944/06944715.pdf
[firstpage_image] =>[orig_patent_app_number] => 10217713
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/217713 | Value based caching | Aug 12, 2002 | Issued |
Array
(
[id] => 749359
[patent_doc_number] => 07032083
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-04-18
[patent_title] => 'Glitch-free memory address decoding circuits and methods and memory subsystems using the same'
[patent_app_type] => utility
[patent_app_number] => 10/217364
[patent_app_country] => US
[patent_app_date] => 2002-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3971
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/032/07032083.pdf
[firstpage_image] =>[orig_patent_app_number] => 10217364
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/217364 | Glitch-free memory address decoding circuits and methods and memory subsystems using the same | Aug 12, 2002 | Issued |
Array
(
[id] => 6689772
[patent_doc_number] => 20030033498
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-13
[patent_title] => 'Computer system with heap and card table'
[patent_app_type] => new
[patent_app_number] => 10/217718
[patent_app_country] => US
[patent_app_date] => 2002-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7748
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20030033498.pdf
[firstpage_image] =>[orig_patent_app_number] => 10217718
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/217718 | Computer system with heap and card table | Aug 12, 2002 | Issued |
Array
(
[id] => 766005
[patent_doc_number] => 07013379
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-14
[patent_title] => 'I/O primitives'
[patent_app_type] => utility
[patent_app_number] => 10/218189
[patent_app_country] => US
[patent_app_date] => 2002-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 39875
[patent_no_of_claims] => 80
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/013/07013379.pdf
[firstpage_image] =>[orig_patent_app_number] => 10218189
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/218189 | I/O primitives | Aug 12, 2002 | Issued |
Array
(
[id] => 6788970
[patent_doc_number] => 20030140209
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-24
[patent_title] => 'Fast path caching'
[patent_app_type] => new
[patent_app_number] => 10/218192
[patent_app_country] => US
[patent_app_date] => 2002-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 40245
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20030140209.pdf
[firstpage_image] =>[orig_patent_app_number] => 10218192
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/218192 | Fast path caching | Aug 12, 2002 | Issued |
Array
(
[id] => 1082993
[patent_doc_number] => 06836827
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-12-28
[patent_title] => 'Delay cache method and apparatus'
[patent_app_type] => B2
[patent_app_number] => 10/217698
[patent_app_country] => US
[patent_app_date] => 2002-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3645
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/836/06836827.pdf
[firstpage_image] =>[orig_patent_app_number] => 10217698
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/217698 | Delay cache method and apparatus | Aug 12, 2002 | Issued |
Array
(
[id] => 6839875
[patent_doc_number] => 20030037215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-20
[patent_title] => 'Embedded memory structure and the access method thereof'
[patent_app_type] => new
[patent_app_number] => 10/218502
[patent_app_country] => US
[patent_app_date] => 2002-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2522
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20030037215.pdf
[firstpage_image] =>[orig_patent_app_number] => 10218502
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/218502 | Embedded memory structure and the access method thereof | Aug 12, 2002 | Abandoned |
Array
(
[id] => 1166105
[patent_doc_number] => 06772309
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-03
[patent_title] => 'System and method using locks for providing safe movement of data using third party copy techniques'
[patent_app_type] => B1
[patent_app_number] => 10/212428
[patent_app_country] => US
[patent_app_date] => 2002-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5376
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/772/06772309.pdf
[firstpage_image] =>[orig_patent_app_number] => 10212428
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/212428 | System and method using locks for providing safe movement of data using third party copy techniques | Aug 4, 2002 | Issued |
Array
(
[id] => 1166092
[patent_doc_number] => 06772308
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-03
[patent_title] => 'System and method for providing safe data movement using third party copy techniques'
[patent_app_type] => B1
[patent_app_number] => 10/212427
[patent_app_country] => US
[patent_app_date] => 2002-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 5815
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/772/06772308.pdf
[firstpage_image] =>[orig_patent_app_number] => 10212427
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/212427 | System and method for providing safe data movement using third party copy techniques | Aug 4, 2002 | Issued |
Array
(
[id] => 992680
[patent_doc_number] => 06920537
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-19
[patent_title] => 'Apparatus and methods for copying, backing up and restoring logical objects in a computer storage system by transferring blocks out of order or in parallel'
[patent_app_type] => utility
[patent_app_number] => 10/196867
[patent_app_country] => US
[patent_app_date] => 2002-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 25209
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/920/06920537.pdf
[firstpage_image] =>[orig_patent_app_number] => 10196867
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/196867 | Apparatus and methods for copying, backing up and restoring logical objects in a computer storage system by transferring blocks out of order or in parallel | Jul 16, 2002 | Issued |
Array
(
[id] => 702126
[patent_doc_number] => 07073047
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-04
[patent_title] => 'Control chip and method for accelerating memory access'
[patent_app_type] => utility
[patent_app_number] => 10/064454
[patent_app_country] => US
[patent_app_date] => 2002-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3527
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/073/07073047.pdf
[firstpage_image] =>[orig_patent_app_number] => 10064454
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/064454 | Control chip and method for accelerating memory access | Jul 16, 2002 | Issued |
Array
(
[id] => 1197005
[patent_doc_number] => 06732252
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-04
[patent_title] => 'Memory interface device and memory address generation device'
[patent_app_type] => B2
[patent_app_number] => 10/195975
[patent_app_country] => US
[patent_app_date] => 2002-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 57
[patent_no_of_words] => 22576
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/732/06732252.pdf
[firstpage_image] =>[orig_patent_app_number] => 10195975
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/195975 | Memory interface device and memory address generation device | Jul 15, 2002 | Issued |
Array
(
[id] => 1001719
[patent_doc_number] => 06912638
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-06-28
[patent_title] => 'System-on-a-chip controller'
[patent_app_type] => utility
[patent_app_number] => 10/185791
[patent_app_country] => US
[patent_app_date] => 2002-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 6534
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/912/06912638.pdf
[firstpage_image] =>[orig_patent_app_number] => 10185791
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/185791 | System-on-a-chip controller | Jun 27, 2002 | Issued |
Array
(
[id] => 659365
[patent_doc_number] => 07111148
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-09-19
[patent_title] => 'Method and apparatus for compressing relative addresses'
[patent_app_type] => utility
[patent_app_number] => 10/185895
[patent_app_country] => US
[patent_app_date] => 2002-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 25
[patent_no_of_words] => 7928
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/111/07111148.pdf
[firstpage_image] =>[orig_patent_app_number] => 10185895
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/185895 | Method and apparatus for compressing relative addresses | Jun 26, 2002 | Issued |
Array
(
[id] => 771375
[patent_doc_number] => 07010665
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-03-07
[patent_title] => 'Method and apparatus for decompressing relative addresses'
[patent_app_type] => utility
[patent_app_number] => 10/185513
[patent_app_country] => US
[patent_app_date] => 2002-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 25
[patent_no_of_words] => 7931
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/010/07010665.pdf
[firstpage_image] =>[orig_patent_app_number] => 10185513
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/185513 | Method and apparatus for decompressing relative addresses | Jun 26, 2002 | Issued |
Array
(
[id] => 6762994
[patent_doc_number] => 20030126356
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-03
[patent_title] => ' Memory system having synchronous-link DRAM (SLDRAM) devices and controller'
[patent_app_type] => new
[patent_app_number] => 10/176327
[patent_app_country] => US
[patent_app_date] => 2002-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 30268
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0126/20030126356.pdf
[firstpage_image] =>[orig_patent_app_number] => 10176327
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/176327 | Memory system having synchronous-link DRAM (SLDRAM) devices and controller | Jun 18, 2002 | Abandoned |
Array
(
[id] => 633368
[patent_doc_number] => 07133999
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-07
[patent_title] => 'Method and system for local memory addressing in single instruction, multiple data computer system'
[patent_app_type] => utility
[patent_app_number] => 10/171049
[patent_app_country] => US
[patent_app_date] => 2002-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4543
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/133/07133999.pdf
[firstpage_image] =>[orig_patent_app_number] => 10171049
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/171049 | Method and system for local memory addressing in single instruction, multiple data computer system | Jun 11, 2002 | Issued |
Array
(
[id] => 6746624
[patent_doc_number] => 20030023807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'Disk drive device and control device thereof'
[patent_app_type] => new
[patent_app_number] => 10/166097
[patent_app_country] => US
[patent_app_date] => 2002-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 11280
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20030023807.pdf
[firstpage_image] =>[orig_patent_app_number] => 10166097
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/166097 | Disk drive device and control device thereof | Jun 10, 2002 | Abandoned |
Array
(
[id] => 6265367
[patent_doc_number] => 20020188814
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-12
[patent_title] => 'Non-volatile storage device and rewrite control method thereof'
[patent_app_type] => new
[patent_app_number] => 10/164657
[patent_app_country] => US
[patent_app_date] => 2002-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 13352
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0188/20020188814.pdf
[firstpage_image] =>[orig_patent_app_number] => 10164657
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/164657 | Non-volatile storage device and rewrite control method thereof | Jun 5, 2002 | Issued |
Array
(
[id] => 6771283
[patent_doc_number] => 20030217223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-20
[patent_title] => 'Combined command set'
[patent_app_type] => new
[patent_app_number] => 10/145760
[patent_app_country] => US
[patent_app_date] => 2002-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3812
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0217/20030217223.pdf
[firstpage_image] =>[orig_patent_app_number] => 10145760
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/145760 | Combined command set | May 13, 2002 | Abandoned |