Christopher O. Onuaku

Array ( [id] => 6280542 [patent_doc_number] => 20100155911 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-24 [patent_title] => 'ESD Protection Diode in RF pads' [patent_app_type] => utility [patent_app_number] => 12/453067 [patent_app_country] => US [patent_app_date] => 2009-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3119 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20100155911.pdf [firstpage_image] =>[orig_patent_app_number] => 12453067 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4499530 [patent_doc_number] => 07948068 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-24 [patent_title] => 'Semiconductor device having a chip mounting portion and a plurality of suspending leads supporting the chip mounting portion and each suspension lead having a bent portion' [patent_app_type] => utility [patent_app_number] => 12/401075 [patent_app_country] => US [patent_app_date] => 2009-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 27 [patent_no_of_words] => 8160 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/948/07948068.pdf [firstpage_image] =>[orig_patent_app_number] => 12401075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7730734 [patent_doc_number] => 08101964 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-24 [patent_title] => 'Semiconductor light-emitting element and process for production thereof' [patent_app_type] => utility [patent_app_number] => 12/363198 [patent_app_country] => US [patent_app_date] => 2009-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 7057 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/101/08101964.pdf [firstpage_image] =>[orig_patent_app_number] => 12363198 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6432635 [patent_doc_number] => 20100187602 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-29 [patent_title] => 'METHODS FOR MAKING SEMICONDUCTOR DEVICES USING NITRIDE CONSUMPTION LOCOS OXIDATION' [patent_app_type] => utility [patent_app_number] => 12/362321 [patent_app_country] => US [patent_app_date] => 2009-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4935 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20100187602.pdf [firstpage_image] =>[orig_patent_app_number] => 12362321 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5583173 [patent_doc_number] => 20090102375 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-23 [patent_title] => 'THIN FILM TRANSISTOR AND ORGANIC ELECTRO-LUMINESCENT DISPLAY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/345666 [patent_app_country] => US [patent_app_date] => 2008-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5486 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0102/20090102375.pdf [firstpage_image] =>[orig_patent_app_number] => 12345666 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5499305 [patent_doc_number] => 20090159993 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/334506 [patent_app_country] => US [patent_app_date] => 2008-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1965 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0159/20090159993.pdf [firstpage_image] =>[orig_patent_app_number] => 12334506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4460428 [patent_doc_number] => 07879719 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-01 [patent_title] => 'Interconnect structure and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/334505 [patent_app_country] => US [patent_app_date] => 2008-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 2371 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/879/07879719.pdf [firstpage_image] =>[orig_patent_app_number] => 12334505 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6570142 [patent_doc_number] => 20100273317 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-28 [patent_title] => 'METHOD OF GROWING, ON A DIELETRIC MATERIAL, NANOWIRES MADE OF SEMI-CONDUCTOR MATERIALS CONNECTING TWO ELECTRODES' [patent_app_type] => utility [patent_app_number] => 12/743852 [patent_app_country] => US [patent_app_date] => 2008-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1902 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0273/20100273317.pdf [firstpage_image] =>[orig_patent_app_number] => 12743852 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 143235 [patent_doc_number] => 07692308 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-06 [patent_title] => 'Microelectronic circuit structure with layered low dielectric constant regions' [patent_app_type] => utility [patent_app_number] => 12/256735 [patent_app_country] => US [patent_app_date] => 2008-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 3794 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/692/07692308.pdf [firstpage_image] =>[orig_patent_app_number] => 12256735 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4460338 [patent_doc_number] => 07879691 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-01 [patent_title] => 'Low cost die placement' [patent_app_type] => utility [patent_app_number] => 12/236972 [patent_app_country] => US [patent_app_date] => 2008-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 19 [patent_no_of_words] => 7063 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/879/07879691.pdf [firstpage_image] =>[orig_patent_app_number] => 12236972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4949460 [patent_doc_number] => 20080305586 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-11 [patent_title] => 'METHOD OF MANUACTURING A SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/191503 [patent_app_country] => US [patent_app_date] => 2008-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 8104 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0305/20080305586.pdf [firstpage_image] =>[orig_patent_app_number] => 12191503 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4859760 [patent_doc_number] => 20080268610 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-30 [patent_title] => 'METHODS AND SEMICONDUCTOR STRUCTURES FOR LATCH-UP SUPPRESSION USING A CONDUCTIVE REGION' [patent_app_type] => utility [patent_app_number] => 12/169806 [patent_app_country] => US [patent_app_date] => 2008-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7281 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0268/20080268610.pdf [firstpage_image] =>[orig_patent_app_number] => 12169806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4695514 [patent_doc_number] => 20080217698 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-11 [patent_title] => 'METHODS AND SEMICONDUCTOR STRUCTURES FOR LATCH-UP SUPPRESSION USING A CONDUCTIVE REGION' [patent_app_type] => utility [patent_app_number] => 12/125381 [patent_app_country] => US [patent_app_date] => 2008-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7278 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0217/20080217698.pdf [firstpage_image] =>[orig_patent_app_number] => 12125381 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5488278 [patent_doc_number] => 20090289349 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-26 [patent_title] => 'HERMETIC SEALING OF MICRO DEVICES' [patent_app_type] => utility [patent_app_number] => 12/124962 [patent_app_country] => US [patent_app_date] => 2008-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 3976 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0289/20090289349.pdf [firstpage_image] =>[orig_patent_app_number] => 12124962 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 295946 [patent_doc_number] => 07541215 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-02 [patent_title] => 'Image sensor and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 12/122172 [patent_app_country] => US [patent_app_date] => 2008-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1801 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/541/07541215.pdf [firstpage_image] =>[orig_patent_app_number] => 12122172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 102504 [patent_doc_number] => 07723240 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-25 [patent_title] => 'Methods of low temperature oxidation' [patent_app_type] => utility [patent_app_number] => 12/121382 [patent_app_country] => US [patent_app_date] => 2008-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 5198 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/723/07723240.pdf [firstpage_image] =>[orig_patent_app_number] => 12121382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4775900 [patent_doc_number] => 20080283898 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-20 [patent_title] => 'NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/119981 [patent_app_country] => US [patent_app_date] => 2008-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 3882 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0283/20080283898.pdf [firstpage_image] =>[orig_patent_app_number] => 12119981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5419827 [patent_doc_number] => 20090146281 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-11 [patent_title] => 'SYSTEM IN PACKAGE AND FABRICATION METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/111892 [patent_app_country] => US [patent_app_date] => 2008-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3605 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20090146281.pdf [firstpage_image] =>[orig_patent_app_number] => 12111892 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7751407 [patent_doc_number] => 08110447 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-07 [patent_title] => 'Method of making and designing lead frames for semiconductor packages' [patent_app_type] => utility [patent_app_number] => 12/052871 [patent_app_country] => US [patent_app_date] => 2008-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1700 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/110/08110447.pdf [firstpage_image] =>[orig_patent_app_number] => 12052871 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 348760 [patent_doc_number] => 07494875 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-24 [patent_title] => 'Gate etch process for a high-voltage FET' [patent_app_type] => utility [patent_app_number] => 12/075897 [patent_app_country] => US [patent_app_date] => 2008-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2337 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/494/07494875.pdf [firstpage_image] =>[orig_patent_app_number] => 12075897 [rel_patent_id] =>[rel_patent_doc_number] =>)