
Christopher W. Lattin
Examiner (ID: 14676)
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 316 |
| Issued Applications | 265 |
| Pending Applications | 16 |
| Abandoned Applications | 35 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6657164
[patent_doc_number] => 20030077851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-24
[patent_title] => 'Process for making surface mountable electrical devices'
[patent_app_type] => new
[patent_app_number] => 10/014627
[patent_app_country] => US
[patent_app_date] => 2001-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 3160
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 505
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20030077851.pdf
[firstpage_image] =>[orig_patent_app_number] => 10014627
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/014627 | Process for making surface mountable electrical devices | Oct 21, 2001 | Issued |
Array
(
[id] => 6359101
[patent_doc_number] => 20020058374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-16
[patent_title] => 'Method of forming dual-metal gates in semiconductor device'
[patent_app_type] => new
[patent_app_number] => 09/982841
[patent_app_country] => US
[patent_app_date] => 2001-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4341
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20020058374.pdf
[firstpage_image] =>[orig_patent_app_number] => 09982841
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/982841 | Method of forming dual-metal gates in semiconductor device | Oct 17, 2001 | Issued |
Array
(
[id] => 6657220
[patent_doc_number] => 20030077869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-24
[patent_title] => 'Semiconductor device and a method of masking'
[patent_app_type] => new
[patent_app_number] => 09/982392
[patent_app_country] => US
[patent_app_date] => 2001-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1957
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20030077869.pdf
[firstpage_image] =>[orig_patent_app_number] => 09982392
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/982392 | Semiconductor device and a method of masking | Oct 17, 2001 | Abandoned |
Array
(
[id] => 6028821
[patent_doc_number] => 20020017703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-14
[patent_title] => 'Complementary bipolar transistors and manufacturing methods thereof'
[patent_app_type] => new
[patent_app_number] => 09/978521
[patent_app_country] => US
[patent_app_date] => 2001-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 55
[patent_no_of_words] => 11942
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20020017703.pdf
[firstpage_image] =>[orig_patent_app_number] => 09978521
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/978521 | Methods of manufacturing complementary bipolar transistors | Oct 15, 2001 | Issued |
Array
(
[id] => 6303245
[patent_doc_number] => 20020093718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-07-18
[patent_title] => 'Polarisation separation element, a polarisation conversion system, an optical element, and a projection display system'
[patent_app_type] => new
[patent_app_number] => 09/975731
[patent_app_country] => US
[patent_app_date] => 2001-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 18817
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0093/20020093718.pdf
[firstpage_image] =>[orig_patent_app_number] => 09975731
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/975731 | Polarization separation element, a polarization conversion system, an optical element, and a projection display system | Oct 10, 2001 | Issued |
Array
(
[id] => 5826892
[patent_doc_number] => 20020067440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-06
[patent_title] => 'Transfer apparatus'
[patent_app_type] => new
[patent_app_number] => 09/972964
[patent_app_country] => US
[patent_app_date] => 2001-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 10296
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20020067440.pdf
[firstpage_image] =>[orig_patent_app_number] => 09972964
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/972964 | Transfer apparatus | Oct 9, 2001 | Issued |
Array
(
[id] => 1449877
[patent_doc_number] => 06455345
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-24
[patent_title] => 'Charge transfer device and a manufacturing process therefor'
[patent_app_type] => B1
[patent_app_number] => 09/963491
[patent_app_country] => US
[patent_app_date] => 2001-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 32
[patent_no_of_words] => 9001
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/455/06455345.pdf
[firstpage_image] =>[orig_patent_app_number] => 09963491
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/963491 | Charge transfer device and a manufacturing process therefor | Sep 26, 2001 | Issued |
Array
(
[id] => 6409186
[patent_doc_number] => 20020182843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-05
[patent_title] => 'Method for connecting semiconductor unit to object via bump'
[patent_app_type] => new
[patent_app_number] => 09/952651
[patent_app_country] => US
[patent_app_date] => 2001-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4678
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20020182843.pdf
[firstpage_image] =>[orig_patent_app_number] => 09952651
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/952651 | Method for connecting semiconductor unit to object via bump | Sep 12, 2001 | Abandoned |
Array
(
[id] => 6748095
[patent_doc_number] => 20030042615
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-06
[patent_title] => 'STACKED MICROELECTRONIC DEVICES AND METHODS OF FABRICATING SAME'
[patent_app_type] => new
[patent_app_number] => 09/943802
[patent_app_country] => US
[patent_app_date] => 2001-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6477
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0042/20030042615.pdf
[firstpage_image] =>[orig_patent_app_number] => 09943802
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/943802 | STACKED MICROELECTRONIC DEVICES AND METHODS OF FABRICATING SAME | Aug 29, 2001 | Abandoned |
Array
(
[id] => 6365767
[patent_doc_number] => 20020117685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-29
[patent_title] => 'SEMICONDUCTOR DEVICE AND THE METHOD OF PRODUCING THE SAME'
[patent_app_type] => new
[patent_app_number] => 09/939671
[patent_app_country] => US
[patent_app_date] => 2001-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 12659
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20020117685.pdf
[firstpage_image] =>[orig_patent_app_number] => 09939671
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/939671 | Semiconductor device and method of producing the same | Aug 27, 2001 | Issued |
Array
(
[id] => 1378275
[patent_doc_number] => 06555393
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-04-29
[patent_title] => 'Process for fabricating a field-effect transistor with a buried Mott material oxide channel'
[patent_app_type] => B2
[patent_app_number] => 09/938392
[patent_app_country] => US
[patent_app_date] => 2001-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 3403
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/555/06555393.pdf
[firstpage_image] =>[orig_patent_app_number] => 09938392
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/938392 | Process for fabricating a field-effect transistor with a buried Mott material oxide channel | Aug 23, 2001 | Issued |
Array
(
[id] => 6459772
[patent_doc_number] => 20020020929
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-21
[patent_title] => 'Semiconductor device and a method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 09/920942
[patent_app_country] => US
[patent_app_date] => 2001-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 11803
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20020020929.pdf
[firstpage_image] =>[orig_patent_app_number] => 09920942
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/920942 | Semiconductor device and a method of manufacturing the same | Aug 2, 2001 | Pending |
Array
(
[id] => 6716049
[patent_doc_number] => 20030027397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-06
[patent_title] => 'Method for monitoring bipolar junction transistor emitter window etching process'
[patent_app_type] => new
[patent_app_number] => 09/920631
[patent_app_country] => US
[patent_app_date] => 2001-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1938
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20030027397.pdf
[firstpage_image] =>[orig_patent_app_number] => 09920631
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/920631 | Method for monitoring bipolar junction transistor emitter window etching process | Aug 2, 2001 | Abandoned |
Array
(
[id] => 1503512
[patent_doc_number] => 06465318
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-15
[patent_title] => 'Bipolar transistor and method for producing same'
[patent_app_type] => B1
[patent_app_number] => 09/787571
[patent_app_country] => US
[patent_app_date] => 2001-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2473
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/465/06465318.pdf
[firstpage_image] =>[orig_patent_app_number] => 09787571
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/787571 | Bipolar transistor and method for producing same | Aug 1, 2001 | Issued |
Array
(
[id] => 1356250
[patent_doc_number] => 06580476
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-06-17
[patent_title] => 'Liquid crystal display unit'
[patent_app_type] => B2
[patent_app_number] => 09/917920
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 4918
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/580/06580476.pdf
[firstpage_image] =>[orig_patent_app_number] => 09917920
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/917920 | Liquid crystal display unit | Jul 30, 2001 | Issued |
Array
(
[id] => 6735077
[patent_doc_number] => 20030012712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-16
[patent_title] => 'Apparatus for whole wafer processing'
[patent_app_type] => new
[patent_app_number] => 09/907015
[patent_app_country] => US
[patent_app_date] => 2001-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10320
[patent_no_of_claims] => 78
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20030012712.pdf
[firstpage_image] =>[orig_patent_app_number] => 09907015
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/907015 | Apparatus for whole wafer processing | Jul 15, 2001 | Abandoned |
Array
(
[id] => 6657218
[patent_doc_number] => 20030077867
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-24
[patent_title] => 'Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits'
[patent_app_type] => new
[patent_app_number] => 09/906201
[patent_app_country] => US
[patent_app_date] => 2001-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 6547
[patent_no_of_claims] => 63
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20030077867.pdf
[firstpage_image] =>[orig_patent_app_number] => 09906201
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/906201 | Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits | Jul 15, 2001 | Issued |
Array
(
[id] => 1474385
[patent_doc_number] => 06387729
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-05-14
[patent_title] => 'Method for adhering and sealing a silicon chip in an integrated circuit package'
[patent_app_type] => B2
[patent_app_number] => 09/899193
[patent_app_country] => US
[patent_app_date] => 2001-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 4642
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/387/06387729.pdf
[firstpage_image] =>[orig_patent_app_number] => 09899193
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/899193 | Method for adhering and sealing a silicon chip in an integrated circuit package | Jul 5, 2001 | Issued |
Array
(
[id] => 1415624
[patent_doc_number] => 06518115
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-02-11
[patent_title] => 'CMOS image sensor and method for fabricating the same'
[patent_app_type] => B2
[patent_app_number] => 09/891212
[patent_app_country] => US
[patent_app_date] => 2001-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 2610
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/518/06518115.pdf
[firstpage_image] =>[orig_patent_app_number] => 09891212
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/891212 | CMOS image sensor and method for fabricating the same | Jun 25, 2001 | Issued |
Array
(
[id] => 6327061
[patent_doc_number] => 20020197742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-26
[patent_title] => 'Method of forming smooth polycrystalline silicon electrodes for molecular eletronic devices'
[patent_app_type] => new
[patent_app_number] => 09/891491
[patent_app_country] => US
[patent_app_date] => 2001-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3707
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20020197742.pdf
[firstpage_image] =>[orig_patent_app_number] => 09891491
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/891491 | Method of forming smooth polycrystalline silicon electrodes for molecular eletronic devices | Jun 24, 2001 | Abandoned |