
Christy L. Novacek
Examiner (ID: 17383)
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2822 |
| Total Applications | 465 |
| Issued Applications | 357 |
| Pending Applications | 12 |
| Abandoned Applications | 96 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10207490
[patent_doc_number] => 20150092478
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'DISTRIBUTED CURRENT CLOCK FOR NANO-MAGNETIC ELEMENT ARRAY'
[patent_app_type] => utility
[patent_app_number] => 14/041663
[patent_app_country] => US
[patent_app_date] => 2013-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 11431
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14041663
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/041663 | Distributed current clock for nano-magnetic element array | Sep 29, 2013 | Issued |
Array
(
[id] => 9774408
[patent_doc_number] => 20140298071
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-02
[patent_title] => 'SEMICONDUCTOR DEVICES AND SEMICONDUCTOR SYSTEMS INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/041563
[patent_app_country] => US
[patent_app_date] => 2013-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3432
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14041563
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/041563 | Semiconductor devices and semiconductor systems including the same | Sep 29, 2013 | Issued |
Array
(
[id] => 10047179
[patent_doc_number] => 09087578
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-21
[patent_title] => 'Configurable reference current generation for non volatile memory'
[patent_app_type] => utility
[patent_app_number] => 14/041585
[patent_app_country] => US
[patent_app_date] => 2013-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 6569
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14041585
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/041585 | Configurable reference current generation for non volatile memory | Sep 29, 2013 | Issued |
Array
(
[id] => 9559621
[patent_doc_number] => 20140177333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'ROW DECODING CIRCUIT AND MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/041887
[patent_app_country] => US
[patent_app_date] => 2013-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6402
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14041887
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/041887 | Row decoding circuit and memory | Sep 29, 2013 | Issued |
Array
(
[id] => 10207523
[patent_doc_number] => 20150092510
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'Method and Apparatus for Amplifier Offset Calibration'
[patent_app_type] => utility
[patent_app_number] => 14/040563
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5342
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14040563
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/040563 | Method and apparatus for amplifier offset calibration | Sep 26, 2013 | Issued |
Array
(
[id] => 9407349
[patent_doc_number] => 20140098601
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-10
[patent_title] => 'MAIN MEMORY SYSTEM STORING OPERATING SYSTEM PROGRAM AND COMPUTER SYSTEM INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/040595
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6782
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14040595
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/040595 | Main memory system storing operating system program and computer system including the same | Sep 26, 2013 | Issued |
Array
(
[id] => 10207487
[patent_doc_number] => 20150092475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-02
[patent_title] => 'PSEUDO RETENTION TILL ACCESS MODE ENABLED MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/040297
[patent_app_country] => US
[patent_app_date] => 2013-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5623
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14040297
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/040297 | Pseudo retention till access mode enabled memory | Sep 26, 2013 | Issued |
Array
(
[id] => 10846099
[patent_doc_number] => 08873289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-28
[patent_title] => 'Nonvolatile semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 14/019810
[patent_app_country] => US
[patent_app_date] => 2013-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 34
[patent_no_of_words] => 9180
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14019810
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/019810 | Nonvolatile semiconductor memory device | Sep 5, 2013 | Issued |
Array
(
[id] => 10884063
[patent_doc_number] => 08908452
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-09
[patent_title] => 'Semiconductor memory apparatus'
[patent_app_type] => utility
[patent_app_number] => 14/018868
[patent_app_country] => US
[patent_app_date] => 2013-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7506
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14018868
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/018868 | Semiconductor memory apparatus | Sep 4, 2013 | Issued |
Array
(
[id] => 9845993
[patent_doc_number] => 08947920
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Memory device'
[patent_app_type] => utility
[patent_app_number] => 14/018148
[patent_app_country] => US
[patent_app_date] => 2013-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7684
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14018148
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/018148 | Memory device | Sep 3, 2013 | Issued |
Array
(
[id] => 9907810
[patent_doc_number] => 20150063011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'Method for improving the stabillity, write-ability and manufacturability of magneto-resistive random access memory'
[patent_app_type] => utility
[patent_app_number] => 13/987786
[patent_app_country] => US
[patent_app_date] => 2013-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 7340
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13987786
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/987786 | Method for improving the stability, write-ability and manufacturability of magneto-resistive random access memory | Sep 2, 2013 | Issued |
Array
(
[id] => 9907823
[patent_doc_number] => 20150063024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'MEMORY DEVICES WITH LOCAL AND GLOBAL DEVICES AT SUBSTANTIALLY THE SAME LEVEL ABOVE STACKED TIERS OF MEMORY CELLS AND METHODS'
[patent_app_type] => utility
[patent_app_number] => 14/013370
[patent_app_country] => US
[patent_app_date] => 2013-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10752
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14013370
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/013370 | Memory devices with local and global devices at substantially the same level above stacked tiers of memory cells and methods | Aug 28, 2013 | Issued |
Array
(
[id] => 9305242
[patent_doc_number] => 20140043916
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-13
[patent_title] => 'Erase For 3D Non-Volatile Memory With Sequential Selection Of Word Lines'
[patent_app_type] => utility
[patent_app_number] => 13/960360
[patent_app_country] => US
[patent_app_date] => 2013-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 13179
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13960360
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/960360 | Erase for 3D non-volatile memory with sequential selection of word lines | Aug 5, 2013 | Issued |
Array
(
[id] => 9684333
[patent_doc_number] => 20140241096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-28
[patent_title] => 'STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/960186
[patent_app_country] => US
[patent_app_date] => 2013-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10216
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13960186
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/960186 | Storage device | Aug 5, 2013 | Issued |
Array
(
[id] => 10852600
[patent_doc_number] => 08879295
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-11-04
[patent_title] => 'Electronic circuit for remapping faulty memory arrays of variable size'
[patent_app_type] => utility
[patent_app_number] => 13/958754
[patent_app_country] => US
[patent_app_date] => 2013-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 9158
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13958754
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/958754 | Electronic circuit for remapping faulty memory arrays of variable size | Aug 4, 2013 | Issued |
Array
(
[id] => 9559655
[patent_doc_number] => 20140177368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'NONVOLATILE MEMORY APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/958762
[patent_app_country] => US
[patent_app_date] => 2013-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6982
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13958762
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/958762 | Nonvolatile memory apparatus | Aug 4, 2013 | Issued |
Array
(
[id] => 9856420
[patent_doc_number] => 20150036437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-05
[patent_title] => 'FLASH MEMORY CELL WITH CAPACITIVE COUPLING BETWEEN A METAL FLOATING GATE AND A METAL CONTROL GATE'
[patent_app_type] => utility
[patent_app_number] => 13/957460
[patent_app_country] => US
[patent_app_date] => 2013-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11718
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13957460
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/957460 | Flash memory cell with capacitive coupling between a metal floating gate and a metal control gate | Aug 1, 2013 | Issued |
Array
(
[id] => 9712643
[patent_doc_number] => 08837229
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-09-16
[patent_title] => 'Circuit for generating negative bitline voltage'
[patent_app_type] => utility
[patent_app_number] => 13/958284
[patent_app_country] => US
[patent_app_date] => 2013-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6330
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13958284
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/958284 | Circuit for generating negative bitline voltage | Aug 1, 2013 | Issued |
Array
(
[id] => 10839595
[patent_doc_number] => 08867281
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Hybrid chargepump and regulation means and method for flash memory device'
[patent_app_type] => utility
[patent_app_number] => 13/958410
[patent_app_country] => US
[patent_app_date] => 2013-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3402
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13958410
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/958410 | Hybrid chargepump and regulation means and method for flash memory device | Aug 1, 2013 | Issued |
Array
(
[id] => 9172984
[patent_doc_number] => 20130314969
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-28
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/957260
[patent_app_country] => US
[patent_app_date] => 2013-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 11894
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13957260
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/957260 | Nonvolatile semiconductor memory device | Jul 31, 2013 | Issued |