Search

Chuong D. Ngo

Examiner (ID: 8858, Phone: (571)272-3731 , Office: P/2182 )

Most Active Art Unit
2193
Art Unit(s)
2787, 2306, 2121, 2899, 2124, 2182, 2183, 2193
Total Applications
2158
Issued Applications
1754
Pending Applications
68
Abandoned Applications
343

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 9430707 [patent_doc_number] => 08706792 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-04-22 [patent_title] => 'Low-complexity q-ary LDPC decoder' [patent_app_type] => utility [patent_app_number] => 12/589633 [patent_app_country] => US [patent_app_date] => 2009-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4036 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12589633 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/589633
Low-complexity q-ary LDPC decoder Oct 25, 2009 Issued
Array ( [id] => 9049067 [patent_doc_number] => 08543625 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-09-24 [patent_title] => 'Methods and systems for analysis of multi-sample, two-dimensional data' [patent_app_type] => utility [patent_app_number] => 12/580967 [patent_app_country] => US [patent_app_date] => 2009-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 15672 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12580967 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/580967
Methods and systems for analysis of multi-sample, two-dimensional data Oct 15, 2009 Issued
Array ( [id] => 7503558 [patent_doc_number] => 20110264719 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-27 [patent_title] => 'HIGH RADIX DIGITAL MULTIPLIER' [patent_app_type] => utility [patent_app_number] => 13/126328 [patent_app_country] => US [patent_app_date] => 2009-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8519 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0264/20110264719.pdf [firstpage_image] =>[orig_patent_app_number] => 13126328 [rel_patent_id] =>[rel_patent_doc_number] =>)
13/126328
HIGH RADIX DIGITAL MULTIPLIER Sep 22, 2009 Abandoned
Array ( [id] => 8594649 [patent_doc_number] => 08352532 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-01-08 [patent_title] => 'Circuit structure for multiplying numbers using look-up tables and adders' [patent_app_type] => utility [patent_app_number] => 12/544441 [patent_app_country] => US [patent_app_date] => 2009-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6988 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12544441 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/544441
Circuit structure for multiplying numbers using look-up tables and adders Aug 19, 2009 Issued
Array ( [id] => 8366366 [patent_doc_number] => 08255442 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-28 [patent_title] => 'Parallel efficiency calculation method and apparatus' [patent_app_type] => utility [patent_app_number] => 12/508760 [patent_app_country] => US [patent_app_date] => 2009-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 61 [patent_no_of_words] => 30689 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12508760 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/508760
Parallel efficiency calculation method and apparatus Jul 23, 2009 Issued
Array ( [id] => 6262017 [patent_doc_number] => 20100030830 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-04 [patent_title] => 'Method of predicting of signal processes via separation on band-limited and high-frequency components' [patent_app_type] => utility [patent_app_number] => 12/497868 [patent_app_country] => US [patent_app_date] => 2009-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4961 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20100030830.pdf [firstpage_image] =>[orig_patent_app_number] => 12497868 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/497868
Method of predicting of signal processes via separation on band-limited and high-frequency components Jul 5, 2009 Abandoned
Array ( [id] => 5497382 [patent_doc_number] => 20090265410 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-22 [patent_title] => 'Packed add-subtract operation in a microprocessor' [patent_app_type] => utility [patent_app_number] => 12/494022 [patent_app_country] => US [patent_app_date] => 2009-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3837 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20090265410.pdf [firstpage_image] =>[orig_patent_app_number] => 12494022 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/494022
Packed add-subtract operation in a microprocessor Jun 28, 2009 Issued
Array ( [id] => 5983673 [patent_doc_number] => 20110096879 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-28 [patent_title] => 'FILTER PROCESSING DEVICE AND SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 13/002324 [patent_app_country] => US [patent_app_date] => 2009-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8147 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0096/20110096879.pdf [firstpage_image] =>[orig_patent_app_number] => 13002324 [rel_patent_id] =>[rel_patent_doc_number] =>)
13/002324
Filter processing device and semiconductor device Jun 25, 2009 Issued
Array ( [id] => 9611361 [patent_doc_number] => 08788550 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-07-22 [patent_title] => 'Structures for LUT-based arithmetic in PLDs' [patent_app_type] => utility [patent_app_number] => 12/484010 [patent_app_country] => US [patent_app_date] => 2009-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 2727 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 282 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12484010 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/484010
Structures for LUT-based arithmetic in PLDs Jun 11, 2009 Issued
Array ( [id] => 8984899 [patent_doc_number] => 08516029 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-08-20 [patent_title] => 'Methods and apparatuses for solving graph Laplacians' [patent_app_type] => utility [patent_app_number] => 12/483750 [patent_app_country] => US [patent_app_date] => 2009-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 9876 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12483750 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/483750
Methods and apparatuses for solving graph Laplacians Jun 11, 2009 Issued
Array ( [id] => 9314699 [patent_doc_number] => 08655933 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-18 [patent_title] => 'Random number generation and management method, and device' [patent_app_type] => utility [patent_app_number] => 12/811408 [patent_app_country] => US [patent_app_date] => 2009-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7258 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 393 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12811408 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/811408
Random number generation and management method, and device Jun 8, 2009 Issued
Array ( [id] => 9847373 [patent_doc_number] => 08949303 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-02-03 [patent_title] => 'Filter' [patent_app_type] => utility [patent_app_number] => 12/997233 [patent_app_country] => US [patent_app_date] => 2009-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 45 [patent_figures_cnt] => 45 [patent_no_of_words] => 13555 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12997233 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/997233
Filter May 31, 2009 Issued
Array ( [id] => 5535112 [patent_doc_number] => 20090234900 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-17 [patent_title] => 'Multi-Value Digital Calculating Circuits, Including Multipliers' [patent_app_type] => utility [patent_app_number] => 12/472731 [patent_app_country] => US [patent_app_date] => 2009-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 35 [patent_no_of_words] => 31871 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0234/20090234900.pdf [firstpage_image] =>[orig_patent_app_number] => 12472731 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/472731
Multi-value digital calculating circuits, including multipliers May 26, 2009 Issued
Array ( [id] => 8437981 [patent_doc_number] => 08285764 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-10-09 [patent_title] => 'System and method for statistically separating and characterizing noise which is added to a signal of a machine or a system' [patent_app_type] => utility [patent_app_number] => 12/471196 [patent_app_country] => US [patent_app_date] => 2009-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5854 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12471196 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/471196
System and method for statistically separating and characterizing noise which is added to a signal of a machine or a system May 21, 2009 Issued
Array ( [id] => 6030884 [patent_doc_number] => 20110055302 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-03 [patent_title] => 'Random Number Generator' [patent_app_type] => utility [patent_app_number] => 12/989609 [patent_app_country] => US [patent_app_date] => 2009-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2166 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20110055302.pdf [firstpage_image] =>[orig_patent_app_number] => 12989609 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/989609
Random number generator May 17, 2009 Issued
Array ( [id] => 10111295 [patent_doc_number] => 09146708 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-09-29 [patent_title] => 'Implementation of arbitrary galois field arithmetic on a programmable processor' [patent_app_type] => utility [patent_app_number] => 12/991877 [patent_app_country] => US [patent_app_date] => 2009-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4763 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12991877 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/991877
Implementation of arbitrary galois field arithmetic on a programmable processor May 6, 2009 Issued
Array ( [id] => 5481701 [patent_doc_number] => 20090204658 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-13 [patent_title] => 'DECIMAL COMPUTING APPARATUS, ELECTRONIC DEVICE CONNECTABLE DECIMAL COMPUTING APPARATUS, ARITHMETIC OPERATION APPARATUS, ARITHMETIC OPERATION CONTROL APPARATUS, AND PROGRAM-RECORDED RECORDING MEDIUM' [patent_app_type] => utility [patent_app_number] => 12/428288 [patent_app_country] => US [patent_app_date] => 2009-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 40 [patent_no_of_words] => 24901 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0204/20090204658.pdf [firstpage_image] =>[orig_patent_app_number] => 12428288 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/428288
Decimal computing apparatus, electronic device connectable decimal computing apparatus, arithmetic operation apparatus, arithmetic operation control apparatus, and program-recorded recording medium Apr 21, 2009 Issued
Array ( [id] => 5990119 [patent_doc_number] => 20110099216 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-28 [patent_title] => 'SYSTEM AND METHOD FOR CONFIGURABLE MIXED RADIX FFT ARCHITECTURE FOR MULTIMODE DEVICE' [patent_app_type] => utility [patent_app_number] => 12/988328 [patent_app_country] => US [patent_app_date] => 2009-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7514 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0099/20110099216.pdf [firstpage_image] =>[orig_patent_app_number] => 12988328 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/988328
System and method for configurable mixed radix FFT architecture for multimode device Apr 13, 2009 Issued
Array ( [id] => 4646773 [patent_doc_number] => 08024385 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-09-20 [patent_title] => 'Programmable calculator having guided calculation mode' [patent_app_type] => utility [patent_app_number] => 12/414896 [patent_app_country] => US [patent_app_date] => 2009-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6145 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/024/08024385.pdf [firstpage_image] =>[orig_patent_app_number] => 12414896 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/414896
Programmable calculator having guided calculation mode Mar 30, 2009 Issued
Array ( [id] => 6124783 [patent_doc_number] => 20110078223 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-31 [patent_title] => 'APPROXIMATION PROCESSING METHOD AND APPROXIMATION PROCESSING DEVICE' [patent_app_type] => utility [patent_app_number] => 12/994011 [patent_app_country] => US [patent_app_date] => 2009-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 10812 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20110078223.pdf [firstpage_image] =>[orig_patent_app_number] => 12994011 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/994011
Approximation processing method and approximation processing device Feb 23, 2009 Issued
Menu