
Chuong D. Ngo
Examiner (ID: 8858, Phone: (571)272-3731 , Office: P/2182 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2787, 2306, 2121, 2899, 2124, 2182, 2183, 2193 |
| Total Applications | 2158 |
| Issued Applications | 1754 |
| Pending Applications | 68 |
| Abandoned Applications | 343 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8804742
[patent_doc_number] => 08443024
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-14
[patent_title] => 'Time-domain gated filter for RF communication systems'
[patent_app_type] => utility
[patent_app_number] => 11/978251
[patent_app_country] => US
[patent_app_date] => 2007-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4308
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11978251
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/978251 | Time-domain gated filter for RF communication systems | Oct 28, 2007 | Issued |
Array
(
[id] => 7779536
[patent_doc_number] => 08122074
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-21
[patent_title] => 'Digital electronic binary rotator and reverser'
[patent_app_type] => utility
[patent_app_number] => 11/977729
[patent_app_country] => US
[patent_app_date] => 2007-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 6779
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/122/08122074.pdf
[firstpage_image] =>[orig_patent_app_number] => 11977729
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/977729 | Digital electronic binary rotator and reverser | Oct 24, 2007 | Issued |
Array
(
[id] => 8424444
[patent_doc_number] => 08280940
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-02
[patent_title] => 'Data processing apparatus with shadow register and method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/976139
[patent_app_country] => US
[patent_app_date] => 2007-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2825
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11976139
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/976139 | Data processing apparatus with shadow register and method thereof | Oct 21, 2007 | Issued |
Array
(
[id] => 4693749
[patent_doc_number] => 20080086520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-10
[patent_title] => 'Transforming lists to matrices and optimizing results in data analyses'
[patent_app_type] => utility
[patent_app_number] => 11/973679
[patent_app_country] => US
[patent_app_date] => 2007-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9288
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0086/20080086520.pdf
[firstpage_image] =>[orig_patent_app_number] => 11973679
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/973679 | Generating and applying analytic measurements | Oct 9, 2007 | Issued |
Array
(
[id] => 4787665
[patent_doc_number] => 20080140994
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-12
[patent_title] => 'Data-Parallel processing unit'
[patent_app_type] => utility
[patent_app_number] => 11/973887
[patent_app_country] => US
[patent_app_date] => 2007-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7017
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20080140994.pdf
[firstpage_image] =>[orig_patent_app_number] => 11973887
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/973887 | Processor with enhanced combined-arithmetic capability | Oct 8, 2007 | Issued |
Array
(
[id] => 7726169
[patent_doc_number] => 08099449
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-01-17
[patent_title] => 'Method of and circuit for generating a random number using a multiplier oscillation'
[patent_app_type] => utility
[patent_app_number] => 11/973040
[patent_app_country] => US
[patent_app_date] => 2007-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4828
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/099/08099449.pdf
[firstpage_image] =>[orig_patent_app_number] => 11973040
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/973040 | Method of and circuit for generating a random number using a multiplier oscillation | Oct 3, 2007 | Issued |
Array
(
[id] => 4923532
[patent_doc_number] => 20080071849
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-20
[patent_title] => 'Polynomial method for detecting a Hamiltonian circuit'
[patent_app_type] => utility
[patent_app_number] => 11/898928
[patent_app_country] => US
[patent_app_date] => 2007-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6146
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20080071849.pdf
[firstpage_image] =>[orig_patent_app_number] => 11898928
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/898928 | Polynomial method for detecting a Hamiltonian circuit | Sep 16, 2007 | Abandoned |
Array
(
[id] => 4923535
[patent_doc_number] => 20080071852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-20
[patent_title] => 'METHOD TO PERFORM A SUBTRACTION OF TWO OPERANDS IN A BINARY ARITHMETIC UNIT PLUS ARITHMETIC UNIT TO PERFORM SUCH A METHOD'
[patent_app_type] => utility
[patent_app_number] => 11/855658
[patent_app_country] => US
[patent_app_date] => 2007-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5417
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20080071852.pdf
[firstpage_image] =>[orig_patent_app_number] => 11855658
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/855658 | METHOD TO PERFORM A SUBTRACTION OF TWO OPERANDS IN A BINARY ARITHMETIC UNIT PLUS ARITHMETIC UNIT TO PERFORM SUCH A METHOD | Sep 13, 2007 | Abandoned |
Array
(
[id] => 5273377
[patent_doc_number] => 20090077153
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-19
[patent_title] => 'Reconfigurable arithmetic unit'
[patent_app_type] => utility
[patent_app_number] => 11/900992
[patent_app_country] => US
[patent_app_date] => 2007-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 14072
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20090077153.pdf
[firstpage_image] =>[orig_patent_app_number] => 11900992
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/900992 | Reconfigurable arithmetic unit | Sep 13, 2007 | Abandoned |
Array
(
[id] => 5273369
[patent_doc_number] => 20090077145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-19
[patent_title] => 'Reconfigurable arithmetic unit'
[patent_app_type] => utility
[patent_app_number] => 11/901145
[patent_app_country] => US
[patent_app_date] => 2007-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 19240
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20090077145.pdf
[firstpage_image] =>[orig_patent_app_number] => 11901145
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/901145 | Reconfigurable arithmetic unit | Sep 13, 2007 | Abandoned |
Array
(
[id] => 5451582
[patent_doc_number] => 20090067618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-12
[patent_title] => 'Random number generator'
[patent_app_type] => utility
[patent_app_number] => 11/899574
[patent_app_country] => US
[patent_app_date] => 2007-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3321
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20090067618.pdf
[firstpage_image] =>[orig_patent_app_number] => 11899574
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/899574 | Random number generator | Sep 5, 2007 | Issued |
Array
(
[id] => 4616362
[patent_doc_number] => 07991814
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-02
[patent_title] => 'Ultra fast circuitry for digital filtering'
[patent_app_type] => utility
[patent_app_number] => 11/895478
[patent_app_country] => US
[patent_app_date] => 2007-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 18
[patent_no_of_words] => 8713
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/991/07991814.pdf
[firstpage_image] =>[orig_patent_app_number] => 11895478
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/895478 | Ultra fast circuitry for digital filtering | Aug 23, 2007 | Issued |
Array
(
[id] => 8899275
[patent_doc_number] => 08478807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-02
[patent_title] => 'Digital signal-processing structure and methodology featuring engine-instantiated, wave-digital-filter componentry, and fabrication thereof'
[patent_app_type] => utility
[patent_app_number] => 11/895538
[patent_app_country] => US
[patent_app_date] => 2007-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 27
[patent_no_of_words] => 8323
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11895538
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/895538 | Digital signal-processing structure and methodology featuring engine-instantiated, wave-digital-filter componentry, and fabrication thereof | Aug 23, 2007 | Issued |
Array
(
[id] => 7813230
[patent_doc_number] => 08135767
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-13
[patent_title] => 'Standard cell for arithmetic logic unit and chip card controller'
[patent_app_type] => utility
[patent_app_number] => 11/890966
[patent_app_country] => US
[patent_app_date] => 2007-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2182
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/135/08135767.pdf
[firstpage_image] =>[orig_patent_app_number] => 11890966
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/890966 | Standard cell for arithmetic logic unit and chip card controller | Aug 7, 2007 | Issued |
Array
(
[id] => 4616368
[patent_doc_number] => 07991820
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-08-02
[patent_title] => 'One step binary summarizer'
[patent_app_type] => utility
[patent_app_number] => 11/890742
[patent_app_country] => US
[patent_app_date] => 2007-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 27
[patent_no_of_words] => 15472
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/991/07991820.pdf
[firstpage_image] =>[orig_patent_app_number] => 11890742
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/890742 | One step binary summarizer | Aug 6, 2007 | Issued |
Array
(
[id] => 7803504
[patent_doc_number] => 08131788
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-03-06
[patent_title] => 'Determining sum of absolute differences in parallel'
[patent_app_type] => utility
[patent_app_number] => 11/890655
[patent_app_country] => US
[patent_app_date] => 2007-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 7017
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/131/08131788.pdf
[firstpage_image] =>[orig_patent_app_number] => 11890655
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/890655 | Determining sum of absolute differences in parallel | Aug 5, 2007 | Issued |
Array
(
[id] => 5029876
[patent_doc_number] => 20070271323
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-22
[patent_title] => 'Compound galois field engine and galois field divider and square root engine and method'
[patent_app_type] => utility
[patent_app_number] => 11/888782
[patent_app_country] => US
[patent_app_date] => 2007-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 10094
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0271/20070271323.pdf
[firstpage_image] =>[orig_patent_app_number] => 11888782
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/888782 | Compound galois field engine and galois field divider and square root engine and method | Aug 1, 2007 | Abandoned |
Array
(
[id] => 4940324
[patent_doc_number] => 20080077643
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-27
[patent_title] => 'Bit field operation circuit'
[patent_app_type] => utility
[patent_app_number] => 11/882356
[patent_app_country] => US
[patent_app_date] => 2007-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4594
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20080077643.pdf
[firstpage_image] =>[orig_patent_app_number] => 11882356
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/882356 | Bit field operation circuit | Jul 31, 2007 | Issued |
Array
(
[id] => 8149072
[patent_doc_number] => 08166089
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-24
[patent_title] => 'Sampled data averaging circuit'
[patent_app_type] => utility
[patent_app_number] => 11/878663
[patent_app_country] => US
[patent_app_date] => 2007-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 27
[patent_no_of_words] => 7249
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/166/08166089.pdf
[firstpage_image] =>[orig_patent_app_number] => 11878663
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/878663 | Sampled data averaging circuit | Jul 25, 2007 | Issued |
Array
(
[id] => 4659153
[patent_doc_number] => 20080028015
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-31
[patent_title] => 'Systolic array'
[patent_app_type] => utility
[patent_app_number] => 11/878058
[patent_app_country] => US
[patent_app_date] => 2007-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7425
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20080028015.pdf
[firstpage_image] =>[orig_patent_app_number] => 11878058
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/878058 | Systolic array | Jul 19, 2007 | Issued |