Chuong D. Ngo

Array ( [id] => 57699 [patent_doc_number] => 07774396 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-10 [patent_title] => 'Method and device for low delay processing' [patent_app_type] => utility [patent_app_number] => 11/283540 [patent_app_country] => US [patent_app_date] => 2005-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 32 [patent_figures_cnt] => 96 [patent_no_of_words] => 12923 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/774/07774396.pdf [firstpage_image] =>[orig_patent_app_number] => 11283540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8861285 [patent_doc_number] => 08463836 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-06-11 [patent_title] => 'Performing mathematical and logical operations in multiple sub-cycles' [patent_app_type] => utility [patent_app_number] => 11/269869 [patent_app_country] => US [patent_app_date] => 2005-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 15533 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11269869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 66056 [patent_doc_number] => 07765249 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-07-27 [patent_title] => 'Use of hybrid interconnect/logic circuits for multiplication' [patent_app_type] => utility [patent_app_number] => 11/269518 [patent_app_country] => US [patent_app_date] => 2005-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 15442 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/765/07765249.pdf [firstpage_image] =>[orig_patent_app_number] => 11269518 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8433 [patent_doc_number] => 07818361 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-10-19 [patent_title] => 'Method and apparatus for performing two\'s complement multiplication' [patent_app_type] => utility [patent_app_number] => 11/269858 [patent_app_country] => US [patent_app_date] => 2005-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 15451 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/818/07818361.pdf [firstpage_image] =>[orig_patent_app_number] => 11269858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5033426 [patent_doc_number] => 20070097965 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-03 [patent_title] => 'Apparatus, system, and method for interpolating high-dimensional, non-linear data' [patent_app_type] => utility [patent_app_number] => 11/263740 [patent_app_country] => US [patent_app_date] => 2005-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5296 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20070097965.pdf [firstpage_image] =>[orig_patent_app_number] => 11263740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 645378 [patent_doc_number] => 07124161 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-17 [patent_title] => 'Apparatus and method for implementing efficient arithmetic circuits in programmable logic devices' [patent_app_type] => utility [patent_app_number] => 11/264778 [patent_app_country] => US [patent_app_date] => 2005-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4347 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 280 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/124/07124161.pdf [firstpage_image] =>[orig_patent_app_number] => 11264778 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5836302 [patent_doc_number] => 20060248134 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-02 [patent_title] => 'Area efficient shift / rotate system' [patent_app_type] => utility [patent_app_number] => 11/260863 [patent_app_country] => US [patent_app_date] => 2005-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3254 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0248/20060248134.pdf [firstpage_image] =>[orig_patent_app_number] => 11260863 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4591620 [patent_doc_number] => 07836115 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-11-16 [patent_title] => 'System and method adapted to facilitate dimensional transform' [patent_app_type] => utility [patent_app_number] => 11/257434 [patent_app_country] => US [patent_app_date] => 2005-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 8945 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/836/07836115.pdf [firstpage_image] =>[orig_patent_app_number] => 11257434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5722236 [patent_doc_number] => 20060075012 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-06 [patent_title] => 'Efficient implementation of DSP functions in a field programmable gate array' [patent_app_type] => utility [patent_app_number] => 11/238123 [patent_app_country] => US [patent_app_date] => 2005-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3254 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0075/20060075012.pdf [firstpage_image] =>[orig_patent_app_number] => 11238123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5029872 [patent_doc_number] => 20070271319 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-11-22 [patent_title] => 'Apparatus for an Method of Signal Processing' [patent_app_type] => utility [patent_app_number] => 11/663652 [patent_app_country] => US [patent_app_date] => 2005-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 6657 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 19 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20070271319.pdf [firstpage_image] =>[orig_patent_app_number] => 11663652 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 156068 [patent_doc_number] => 07680870 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-16 [patent_title] => 'FFT apparatus for high data rate and method thereof' [patent_app_type] => utility [patent_app_number] => 11/233138 [patent_app_country] => US [patent_app_date] => 2005-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4663 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/680/07680870.pdf [firstpage_image] =>[orig_patent_app_number] => 11233138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 175457 [patent_doc_number] => 07660839 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-02-09 [patent_title] => 'Digital filter having improved overload recovery characteristics' [patent_app_type] => utility [patent_app_number] => 11/232808 [patent_app_country] => US [patent_app_date] => 2005-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2509 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/660/07660839.pdf [firstpage_image] =>[orig_patent_app_number] => 11232808 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 107259 [patent_doc_number] => 07725517 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-05-25 [patent_title] => 'Methods for spectral image analysis by exploiting spatial simplicity' [patent_app_type] => utility [patent_app_number] => 11/233223 [patent_app_country] => US [patent_app_date] => 2005-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 11253 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/725/07725517.pdf [firstpage_image] =>[orig_patent_app_number] => 11233223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4995876 [patent_doc_number] => 20070011221 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-11 [patent_title] => 'Apparatus and method for correlation operation' [patent_app_type] => utility [patent_app_number] => 11/232458 [patent_app_country] => US [patent_app_date] => 2005-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5922 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20070011221.pdf [firstpage_image] =>[orig_patent_app_number] => 11232458 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8632635 [patent_doc_number] => 08364734 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-29 [patent_title] => 'Converting from decimal floating point into scaled binary coded decimal' [patent_app_type] => utility [patent_app_number] => 11/227481 [patent_app_country] => US [patent_app_date] => 2005-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4480 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11227481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 137033 [patent_doc_number] => 07698352 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-13 [patent_title] => 'System and method for converting from scaled binary coded decimal into decimal floating point' [patent_app_type] => utility [patent_app_number] => 11/227515 [patent_app_country] => US [patent_app_date] => 2005-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4586 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/698/07698352.pdf [firstpage_image] =>[orig_patent_app_number] => 11227515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5882188 [patent_doc_number] => 20060031271 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-09 [patent_title] => 'Methods and apparatus for predicting an underflow condition associated with a floating-point multiply-add operation' [patent_app_type] => utility [patent_app_number] => 11/227463 [patent_app_country] => US [patent_app_date] => 2005-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4000 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0031/20060031271.pdf [firstpage_image] =>[orig_patent_app_number] => 11227463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5725961 [patent_doc_number] => 20060056721 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'Method and system for scaled exponential smoothing' [patent_app_type] => utility [patent_app_number] => 11/225149 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2831 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20060056721.pdf [firstpage_image] =>[orig_patent_app_number] => 11225149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5728457 [patent_doc_number] => 20060059218 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'System and method for video processing' [patent_app_type] => utility [patent_app_number] => 11/222235 [patent_app_country] => US [patent_app_date] => 2005-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2673 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0059/20060059218.pdf [firstpage_image] =>[orig_patent_app_number] => 11222235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5184369 [patent_doc_number] => 20070055723 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-08 [patent_title] => 'Method and system for performing quad precision floating-point operations in microprocessors' [patent_app_type] => utility [patent_app_number] => 11/220797 [patent_app_country] => US [patent_app_date] => 2005-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4902 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20070055723.pdf [firstpage_image] =>[orig_patent_app_number] => 11220797 [rel_patent_id] =>[rel_patent_doc_number] =>)