Chuong D. Ngo

Array ( [id] => 17248 [patent_doc_number] => 07805476 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-28 [patent_title] => 'Extended Haar transform' [patent_app_type] => utility [patent_app_number] => 11/168981 [patent_app_country] => US [patent_app_date] => 2005-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8067 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/805/07805476.pdf [firstpage_image] =>[orig_patent_app_number] => 11168981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 220066 [patent_doc_number] => 07613761 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-03 [patent_title] => 'Haar wavelet transform embedded lossless type II discrete cosine transform' [patent_app_type] => utility [patent_app_number] => 11/168978 [patent_app_country] => US [patent_app_date] => 2005-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8029 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/613/07613761.pdf [firstpage_image] =>[orig_patent_app_number] => 11168978 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5739801 [patent_doc_number] => 20060010192 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-12 [patent_title] => 'Apparatus and method for calculating a multiplication' [patent_app_type] => utility [patent_app_number] => 11/166645 [patent_app_country] => US [patent_app_date] => 2005-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 16726 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20060010192.pdf [firstpage_image] =>[orig_patent_app_number] => 11166645 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5803084 [patent_doc_number] => 20060036667 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-16 [patent_title] => 'Methods and apparatus for an efficient floating point ALU' [patent_app_type] => utility [patent_app_number] => 11/157650 [patent_app_country] => US [patent_app_date] => 2005-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5634 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0036/20060036667.pdf [firstpage_image] =>[orig_patent_app_number] => 11157650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4461871 [patent_doc_number] => 07895251 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-02-22 [patent_title] => 'Random number generating method and random number generating apparatus' [patent_app_type] => utility [patent_app_number] => 11/149133 [patent_app_country] => US [patent_app_date] => 2005-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6767 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/895/07895251.pdf [firstpage_image] =>[orig_patent_app_number] => 11149133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5644309 [patent_doc_number] => 20060282764 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-14 [patent_title] => 'High-throughput pipelined FFT processor' [patent_app_type] => utility [patent_app_number] => 11/147723 [patent_app_country] => US [patent_app_date] => 2005-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1637 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0282/20060282764.pdf [firstpage_image] =>[orig_patent_app_number] => 11147723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5739905 [patent_doc_number] => 20060010296 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-12 [patent_title] => 'Memory compression' [patent_app_type] => utility [patent_app_number] => 11/143157 [patent_app_country] => US [patent_app_date] => 2005-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9905 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20060010296.pdf [firstpage_image] =>[orig_patent_app_number] => 11143157 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5891631 [patent_doc_number] => 20060277243 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-07 [patent_title] => 'Alternate representation of integers for efficient implementation of addition of a sequence of multiprecision integers' [patent_app_type] => utility [patent_app_number] => 11/142937 [patent_app_country] => US [patent_app_date] => 2005-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3203 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0277/20060277243.pdf [firstpage_image] =>[orig_patent_app_number] => 11142937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5891628 [patent_doc_number] => 20060277241 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-07 [patent_title] => 'Apparatus and method for performing efficient multiply-accumulate operations in microprocessors' [patent_app_type] => utility [patent_app_number] => 11/142920 [patent_app_country] => US [patent_app_date] => 2005-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3454 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0277/20060277241.pdf [firstpage_image] =>[orig_patent_app_number] => 11142920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7254770 [patent_doc_number] => 20050273483 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-08 [patent_title] => 'Complex logarithmic ALU' [patent_app_type] => utility [patent_app_number] => 11/142760 [patent_app_country] => US [patent_app_date] => 2005-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 16361 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0273/20050273483.pdf [firstpage_image] =>[orig_patent_app_number] => 11142760 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 126448 [patent_doc_number] => 07711764 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-04 [patent_title] => 'Pipelined real or complex ALU' [patent_app_type] => utility [patent_app_number] => 11/142485 [patent_app_country] => US [patent_app_date] => 2005-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 16590 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/711/07711764.pdf [firstpage_image] =>[orig_patent_app_number] => 11142485 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7021157 [patent_doc_number] => 20050223049 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-06 [patent_title] => 'Efficient multichannel filtering for CDMA modems' [patent_app_type] => utility [patent_app_number] => 11/141622 [patent_app_country] => US [patent_app_date] => 2005-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3783 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0223/20050223049.pdf [firstpage_image] =>[orig_patent_app_number] => 11141622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7057232 [patent_doc_number] => 20050278407 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-15 [patent_title] => 'Addressing type of asynchronous divider' [patent_app_type] => utility [patent_app_number] => 11/139647 [patent_app_country] => US [patent_app_date] => 2005-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1470 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20050278407.pdf [firstpage_image] =>[orig_patent_app_number] => 11139647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6932481 [patent_doc_number] => 20050283516 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-22 [patent_title] => 'Apparatus for evaluating a mathematical function' [patent_app_type] => utility [patent_app_number] => 11/140258 [patent_app_country] => US [patent_app_date] => 2005-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4634 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0283/20050283516.pdf [firstpage_image] =>[orig_patent_app_number] => 11140258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5610099 [patent_doc_number] => 20060271615 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-30 [patent_title] => 'Method to compute an approximation to the reciprocal of the square root of a floating point number in IEEE format' [patent_app_type] => utility [patent_app_number] => 11/139033 [patent_app_country] => US [patent_app_date] => 2005-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3335 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0271/20060271615.pdf [firstpage_image] =>[orig_patent_app_number] => 11139033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 127649 [patent_doc_number] => 07707233 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-27 [patent_title] => 'Coverting a number from a first base to a second base' [patent_app_type] => utility [patent_app_number] => 11/133811 [patent_app_country] => US [patent_app_date] => 2005-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4201 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/707/07707233.pdf [firstpage_image] =>[orig_patent_app_number] => 11133811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5768575 [patent_doc_number] => 20050265439 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-01 [patent_title] => 'Waveform equalize, waveform equalization method, and integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/130604 [patent_app_country] => US [patent_app_date] => 2005-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 47 [patent_figures_cnt] => 47 [patent_no_of_words] => 14216 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20050265439.pdf [firstpage_image] =>[orig_patent_app_number] => 11130604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 592391 [patent_doc_number] => 07461110 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-02 [patent_title] => 'Redundancy-free circuits for zero counters' [patent_app_type] => utility [patent_app_number] => 11/130551 [patent_app_country] => US [patent_app_date] => 2005-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5112 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/461/07461110.pdf [firstpage_image] =>[orig_patent_app_number] => 11130551 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7240102 [patent_doc_number] => 20050256920 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-17 [patent_title] => 'Microprocessor apparatus and method for modular exponentiation' [patent_app_type] => utility [patent_app_number] => 11/130472 [patent_app_country] => US [patent_app_date] => 2005-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9828 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0256/20050256920.pdf [firstpage_image] =>[orig_patent_app_number] => 11130472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5662923 [patent_doc_number] => 20060253519 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-09 [patent_title] => 'Processor core and multiplier that support a multiply and difference operation by inverting sign bits in booth recoding' [patent_app_type] => utility [patent_app_number] => 11/122004 [patent_app_country] => US [patent_app_date] => 2005-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7280 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20060253519.pdf [firstpage_image] =>[orig_patent_app_number] => 11122004 [rel_patent_id] =>[rel_patent_doc_number] =>)