
Chuong D. Ngo
Examiner (ID: 8858, Phone: (571)272-3731 , Office: P/2182 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2787, 2306, 2121, 2899, 2124, 2182, 2183, 2193 |
| Total Applications | 2158 |
| Issued Applications | 1754 |
| Pending Applications | 68 |
| Abandoned Applications | 343 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 48327
[patent_doc_number] => 07779060
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-17
[patent_title] => 'Method of generating a chaos-based pseudo-random sequence and a hardware generator of chaos-based pseudo random bit sequences'
[patent_app_type] => utility
[patent_app_number] => 10/712988
[patent_app_country] => US
[patent_app_date] => 2003-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 5814
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/779/07779060.pdf
[firstpage_image] =>[orig_patent_app_number] => 10712988
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/712988 | Method of generating a chaos-based pseudo-random sequence and a hardware generator of chaos-based pseudo random bit sequences | Nov 11, 2003 | Issued |
Array
(
[id] => 809781
[patent_doc_number] => 07421462
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-02
[patent_title] => 'Method and apparatus for generating a random bit stream'
[patent_app_type] => utility
[patent_app_number] => 10/706172
[patent_app_country] => US
[patent_app_date] => 2003-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4694
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/421/07421462.pdf
[firstpage_image] =>[orig_patent_app_number] => 10706172
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/706172 | Method and apparatus for generating a random bit stream | Nov 11, 2003 | Issued |
Array
(
[id] => 358265
[patent_doc_number] => 07490118
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-02-10
[patent_title] => 'Expanding instruction set using alternate error byte'
[patent_app_type] => utility
[patent_app_number] => 10/705216
[patent_app_country] => US
[patent_app_date] => 2003-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3674
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/490/07490118.pdf
[firstpage_image] =>[orig_patent_app_number] => 10705216
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/705216 | Expanding instruction set using alternate error byte | Nov 6, 2003 | Issued |
Array
(
[id] => 6906950
[patent_doc_number] => 20050102345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-12
[patent_title] => '4-to-2 carry save adder using limited switching dynamic logic'
[patent_app_type] => utility
[patent_app_number] => 10/702989
[patent_app_country] => US
[patent_app_date] => 2003-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6979
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20050102345.pdf
[firstpage_image] =>[orig_patent_app_number] => 10702989
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/702989 | 4-to-2 carry save adder using limited switching dynamic logic | Nov 5, 2003 | Issued |
Array
(
[id] => 497581
[patent_doc_number] => 07216141
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-08
[patent_title] => 'Computing carry-in bit to most significant bit carry save adder in current stage'
[patent_app_type] => utility
[patent_app_number] => 10/702992
[patent_app_country] => US
[patent_app_date] => 2003-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4064
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/216/07216141.pdf
[firstpage_image] =>[orig_patent_app_number] => 10702992
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/702992 | Computing carry-in bit to most significant bit carry save adder in current stage | Nov 5, 2003 | Issued |
Array
(
[id] => 7290432
[patent_doc_number] => 20040148321
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-29
[patent_title] => 'Method and system for performing calculation operations and a device'
[patent_app_type] => new
[patent_app_number] => 10/703162
[patent_app_country] => US
[patent_app_date] => 2003-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 15625
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20040148321.pdf
[firstpage_image] =>[orig_patent_app_number] => 10703162
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/703162 | Method and system for performing calculation operations and a device | Nov 5, 2003 | Issued |
Array
(
[id] => 7476704
[patent_doc_number] => 20040098434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-20
[patent_title] => 'Methods of programming digital multistate phase change materials'
[patent_app_type] => new
[patent_app_number] => 10/699897
[patent_app_country] => US
[patent_app_date] => 2003-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 28263
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0098/20040098434.pdf
[firstpage_image] =>[orig_patent_app_number] => 10699897
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/699897 | Methods of programming digital multistate phase change materials | Nov 2, 2003 | Abandoned |
Array
(
[id] => 7391110
[patent_doc_number] => 20040083250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'Data processing device having a central processing unit and digital signal processing unit--'
[patent_app_type] => new
[patent_app_number] => 10/694771
[patent_app_country] => US
[patent_app_date] => 2003-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6388
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0083/20040083250.pdf
[firstpage_image] =>[orig_patent_app_number] => 10694771
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/694771 | Data processing device having a central processing unit and digital signal processing unit | Oct 28, 2003 | Issued |
Array
(
[id] => 7266122
[patent_doc_number] => 20040243658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-02
[patent_title] => 'High speed adder'
[patent_app_type] => new
[patent_app_number] => 10/695489
[patent_app_country] => US
[patent_app_date] => 2003-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11751
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0243/20040243658.pdf
[firstpage_image] =>[orig_patent_app_number] => 10695489
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/695489 | High speed adder | Oct 27, 2003 | Issued |
Array
(
[id] => 489758
[patent_doc_number] => 07222144
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-22
[patent_title] => 'Weight measurement apparatus, method of eliminating noise and method of designing digital filter'
[patent_app_type] => utility
[patent_app_number] => 10/693973
[patent_app_country] => US
[patent_app_date] => 2003-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 7026
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/222/07222144.pdf
[firstpage_image] =>[orig_patent_app_number] => 10693973
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/693973 | Weight measurement apparatus, method of eliminating noise and method of designing digital filter | Oct 27, 2003 | Issued |
Array
(
[id] => 908091
[patent_doc_number] => 07337203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-26
[patent_title] => 'Exponent calculation apparatus and method, and program'
[patent_app_type] => utility
[patent_app_number] => 10/692493
[patent_app_country] => US
[patent_app_date] => 2003-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 6550
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/337/07337203.pdf
[firstpage_image] =>[orig_patent_app_number] => 10692493
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/692493 | Exponent calculation apparatus and method, and program | Oct 23, 2003 | Issued |
Array
(
[id] => 6992255
[patent_doc_number] => 20050091292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-28
[patent_title] => 'Classificatory accounting calculator structure'
[patent_app_type] => utility
[patent_app_number] => 10/689728
[patent_app_country] => US
[patent_app_date] => 2003-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2544
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20050091292.pdf
[firstpage_image] =>[orig_patent_app_number] => 10689728
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/689728 | Classificatory accounting calculator structure | Oct 21, 2003 | Abandoned |
Array
(
[id] => 7473067
[patent_doc_number] => 20040054703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-18
[patent_title] => 'Method and device for generating a pseudo-random sequence using a discrete logarithm'
[patent_app_type] => new
[patent_app_number] => 10/450188
[patent_app_country] => US
[patent_app_date] => 2003-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4447
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20040054703.pdf
[firstpage_image] =>[orig_patent_app_number] => 10450188
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/450188 | Method and device for generating a pseudo-random sequence using a discrete logarithm | Oct 21, 2003 | Abandoned |
Array
(
[id] => 261732
[patent_doc_number] => 07574466
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-11
[patent_title] => 'Method for finding global extrema of a set of shorts distributed across an array of parallel processing elements'
[patent_app_type] => utility
[patent_app_number] => 10/689449
[patent_app_country] => US
[patent_app_date] => 2003-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12525
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/574/07574466.pdf
[firstpage_image] =>[orig_patent_app_number] => 10689449
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/689449 | Method for finding global extrema of a set of shorts distributed across an array of parallel processing elements | Oct 19, 2003 | Issued |
Array
(
[id] => 457605
[patent_doc_number] => 07249154
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-24
[patent_title] => 'Method and apparatus for producing an exponential signal'
[patent_app_type] => utility
[patent_app_number] => 10/685317
[patent_app_country] => US
[patent_app_date] => 2003-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 5484
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/249/07249154.pdf
[firstpage_image] =>[orig_patent_app_number] => 10685317
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/685317 | Method and apparatus for producing an exponential signal | Oct 13, 2003 | Issued |
Array
(
[id] => 107263
[patent_doc_number] => 07725521
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Method and apparatus for computing matrix transformations'
[patent_app_type] => utility
[patent_app_number] => 10/683186
[patent_app_country] => US
[patent_app_date] => 2003-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 38
[patent_no_of_words] => 16957
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/725/07725521.pdf
[firstpage_image] =>[orig_patent_app_number] => 10683186
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/683186 | Method and apparatus for computing matrix transformations | Oct 9, 2003 | Issued |
Array
(
[id] => 7244242
[patent_doc_number] => 20050080833
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-14
[patent_title] => 'Power saving zero pruning algorithm for fast fourier transform (FFT) circuitry'
[patent_app_type] => utility
[patent_app_number] => 10/682622
[patent_app_country] => US
[patent_app_date] => 2003-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2300
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0080/20050080833.pdf
[firstpage_image] =>[orig_patent_app_number] => 10682622
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/682622 | Power saving zero pruning algorithm for fast fourier transform (FFT) circuitry | Oct 8, 2003 | Issued |
Array
(
[id] => 7673782
[patent_doc_number] => 20040128336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-01
[patent_title] => 'Method and system for multiplication of binary numbers'
[patent_app_type] => new
[patent_app_number] => 10/682814
[patent_app_country] => US
[patent_app_date] => 2003-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4528
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0128/20040128336.pdf
[firstpage_image] =>[orig_patent_app_number] => 10682814
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/682814 | Method and system for multiplication of binary numbers | Oct 8, 2003 | Abandoned |
Array
(
[id] => 819722
[patent_doc_number] => 07412477
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-08-12
[patent_title] => 'Interpolation of signals from a delay line'
[patent_app_type] => utility
[patent_app_number] => 10/681508
[patent_app_country] => US
[patent_app_date] => 2003-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 3388
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/412/07412477.pdf
[firstpage_image] =>[orig_patent_app_number] => 10681508
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/681508 | Interpolation of signals from a delay line | Oct 6, 2003 | Issued |
Array
(
[id] => 538319
[patent_doc_number] => 07188130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-06
[patent_title] => 'Automatic temporary precision reduction for enhanced compression'
[patent_app_type] => utility
[patent_app_number] => 10/675427
[patent_app_country] => US
[patent_app_date] => 2003-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 4469
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/188/07188130.pdf
[firstpage_image] =>[orig_patent_app_number] => 10675427
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/675427 | Automatic temporary precision reduction for enhanced compression | Sep 29, 2003 | Issued |