
Chuong D. Ngo
Examiner (ID: 8858, Phone: (571)272-3731 , Office: P/2182 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2787, 2306, 2121, 2899, 2124, 2182, 2183, 2193 |
| Total Applications | 2158 |
| Issued Applications | 1754 |
| Pending Applications | 68 |
| Abandoned Applications | 343 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7615485
[patent_doc_number] => 06947961
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-20
[patent_title] => 'Arithmetic unit and receiver unit'
[patent_app_type] => utility
[patent_app_number] => 10/078368
[patent_app_country] => US
[patent_app_date] => 2002-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6102
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/947/06947961.pdf
[firstpage_image] =>[orig_patent_app_number] => 10078368
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/078368 | Arithmetic unit and receiver unit | Feb 20, 2002 | Issued |
Array
(
[id] => 6507218
[patent_doc_number] => 20020191450
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-19
[patent_title] => 'Computational method, system, and apparatus'
[patent_app_type] => new
[patent_app_number] => 10/078252
[patent_app_country] => US
[patent_app_date] => 2002-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10283
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20020191450.pdf
[firstpage_image] =>[orig_patent_app_number] => 10078252
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/078252 | Computational method, system, and apparatus | Feb 15, 2002 | Issued |
Array
(
[id] => 953128
[patent_doc_number] => 06961742
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-01
[patent_title] => 'Signal adaptive filter bank optimization'
[patent_app_type] => utility
[patent_app_number] => 10/076059
[patent_app_country] => US
[patent_app_date] => 2002-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7875
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/961/06961742.pdf
[firstpage_image] =>[orig_patent_app_number] => 10076059
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/076059 | Signal adaptive filter bank optimization | Feb 13, 2002 | Issued |
Array
(
[id] => 957974
[patent_doc_number] => 06957241
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-10-18
[patent_title] => 'FFT and FHT engine'
[patent_app_type] => utility
[patent_app_number] => 10/074629
[patent_app_country] => US
[patent_app_date] => 2002-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 1973
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/957/06957241.pdf
[firstpage_image] =>[orig_patent_app_number] => 10074629
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/074629 | FFT and FHT engine | Feb 13, 2002 | Issued |
Array
(
[id] => 6558651
[patent_doc_number] => 20020138534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-26
[patent_title] => 'Process and apparatus for finite field multiplication (FFM)'
[patent_app_type] => new
[patent_app_number] => 10/071708
[patent_app_country] => US
[patent_app_date] => 2002-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4874
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20020138534.pdf
[firstpage_image] =>[orig_patent_app_number] => 10071708
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/071708 | Process and apparatus for finite field multiplication (FFM) | Feb 7, 2002 | Issued |
Array
(
[id] => 6844363
[patent_doc_number] => 20030149710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-07
[patent_title] => 'Calculator capable of recovering cleared values'
[patent_app_type] => new
[patent_app_number] => 10/067258
[patent_app_country] => US
[patent_app_date] => 2002-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1944
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0149/20030149710.pdf
[firstpage_image] =>[orig_patent_app_number] => 10067258
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/067258 | Calculator capable of recovering cleared values | Feb 6, 2002 | Issued |
Array
(
[id] => 6180596
[patent_doc_number] => 20020156818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-24
[patent_title] => 'Microprocessor comprising an instruction for inverting bits in a binary word'
[patent_app_type] => new
[patent_app_number] => 10/068568
[patent_app_country] => US
[patent_app_date] => 2002-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1919
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20020156818.pdf
[firstpage_image] =>[orig_patent_app_number] => 10068568
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/068568 | Microprocessor comprising an instruction for inverting bits in a binary word | Feb 5, 2002 | Abandoned |
Array
(
[id] => 978420
[patent_doc_number] => 06934732
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-23
[patent_title] => 'Simplified circuit for correlating binary and non-binary sequences'
[patent_app_type] => utility
[patent_app_number] => 10/061278
[patent_app_country] => US
[patent_app_date] => 2002-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3874
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/934/06934732.pdf
[firstpage_image] =>[orig_patent_app_number] => 10061278
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/061278 | Simplified circuit for correlating binary and non-binary sequences | Feb 3, 2002 | Issued |
Array
(
[id] => 6844365
[patent_doc_number] => 20030149712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-07
[patent_title] => 'Higher precision divide and square root approximations'
[patent_app_type] => new
[patent_app_number] => 10/062378
[patent_app_country] => US
[patent_app_date] => 2002-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7753
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0149/20030149712.pdf
[firstpage_image] =>[orig_patent_app_number] => 10062378
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/062378 | Higher precision divide and square root approximations | Jan 31, 2002 | Issued |
Array
(
[id] => 1169219
[patent_doc_number] => 06766345
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-07-20
[patent_title] => 'Galois field multiplier system'
[patent_app_type] => B2
[patent_app_number] => 10/060699
[patent_app_country] => US
[patent_app_date] => 2002-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4030
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/766/06766345.pdf
[firstpage_image] =>[orig_patent_app_number] => 10060699
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/060699 | Galois field multiplier system | Jan 29, 2002 | Issued |
Array
(
[id] => 965603
[patent_doc_number] => 06950842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-09-27
[patent_title] => 'Echo canceller having an adaptive filter with a dynamically adjustable step size'
[patent_app_type] => utility
[patent_app_number] => 10/055447
[patent_app_country] => US
[patent_app_date] => 2002-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2480
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/950/06950842.pdf
[firstpage_image] =>[orig_patent_app_number] => 10055447
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/055447 | Echo canceller having an adaptive filter with a dynamically adjustable step size | Jan 22, 2002 | Issued |
Array
(
[id] => 761465
[patent_doc_number] => 07020673
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-28
[patent_title] => 'Reconfigurable arithmetic device and arithmetic system including that arithmetic device and address generation device and interleave device applicable to arithmetic system'
[patent_app_type] => utility
[patent_app_number] => 10/050849
[patent_app_country] => US
[patent_app_date] => 2002-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 65
[patent_no_of_words] => 68376
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 23
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/020/07020673.pdf
[firstpage_image] =>[orig_patent_app_number] => 10050849
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/050849 | Reconfigurable arithmetic device and arithmetic system including that arithmetic device and address generation device and interleave device applicable to arithmetic system | Jan 17, 2002 | Issued |
Array
(
[id] => 6161078
[patent_doc_number] => 20020147752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-10
[patent_title] => 'Filtering method and apparatus'
[patent_app_type] => new
[patent_app_number] => 10/046698
[patent_app_country] => US
[patent_app_date] => 2002-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8110
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20020147752.pdf
[firstpage_image] =>[orig_patent_app_number] => 10046698
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/046698 | Filtering method and apparatus | Jan 16, 2002 | Issued |
Array
(
[id] => 6180605
[patent_doc_number] => 20020156822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-24
[patent_title] => 'High-speed FFT processing method and FFT processing system'
[patent_app_type] => new
[patent_app_number] => 10/043598
[patent_app_country] => US
[patent_app_date] => 2002-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8360
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20020156822.pdf
[firstpage_image] =>[orig_patent_app_number] => 10043598
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/043598 | High-speed FFT processing method and FFT processing system | Jan 9, 2002 | Abandoned |
Array
(
[id] => 712973
[patent_doc_number] => 07062521
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-13
[patent_title] => 'Digital base booster using arithmetic processor'
[patent_app_type] => utility
[patent_app_number] => 10/044187
[patent_app_country] => US
[patent_app_date] => 2002-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3421
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/062/07062521.pdf
[firstpage_image] =>[orig_patent_app_number] => 10044187
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/044187 | Digital base booster using arithmetic processor | Jan 9, 2002 | Issued |
Array
(
[id] => 6857533
[patent_doc_number] => 20030131034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-10
[patent_title] => 'Method and apparatus for solving systems of nonlinear equations using interval arithmetic'
[patent_app_type] => new
[patent_app_number] => 10/042908
[patent_app_country] => US
[patent_app_date] => 2002-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7396
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0131/20030131034.pdf
[firstpage_image] =>[orig_patent_app_number] => 10042908
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/042908 | Method and apparatus for solving systems of nonlinear equations using interval arithmetic | Jan 7, 2002 | Issued |
Array
(
[id] => 989347
[patent_doc_number] => 06922713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-26
[patent_title] => 'Method and apparatus for solving an unconstrained global optimization problem'
[patent_app_type] => utility
[patent_app_number] => 10/042909
[patent_app_country] => US
[patent_app_date] => 2002-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 7561
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/922/06922713.pdf
[firstpage_image] =>[orig_patent_app_number] => 10042909
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/042909 | Method and apparatus for solving an unconstrained global optimization problem | Jan 7, 2002 | Issued |
Array
(
[id] => 585357
[patent_doc_number] => 07467172
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-16
[patent_title] => 'N dimensional non-linear, static, adaptive, digital filter design using D scale non-uniform sampling'
[patent_app_type] => utility
[patent_app_number] => 10/250830
[patent_app_country] => US
[patent_app_date] => 2002-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 8633
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/467/07467172.pdf
[firstpage_image] =>[orig_patent_app_number] => 10250830
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/250830 | N dimensional non-linear, static, adaptive, digital filter design using D scale non-uniform sampling | Jan 3, 2002 | Issued |
Array
(
[id] => 6736819
[patent_doc_number] => 20030014454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-16
[patent_title] => 'Floating point square root provider with embedded status information'
[patent_app_type] => new
[patent_app_number] => 10/035579
[patent_app_country] => US
[patent_app_date] => 2001-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10945
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20030014454.pdf
[firstpage_image] =>[orig_patent_app_number] => 10035579
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/035579 | Floating point square root provider with embedded status information | Dec 27, 2001 | Issued |
Array
(
[id] => 6759415
[patent_doc_number] => 20030122776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-03
[patent_title] => 'Subexpression selection of expression represented in contiguous tokenized polish representation'
[patent_app_type] => new
[patent_app_number] => 10/035099
[patent_app_country] => US
[patent_app_date] => 2001-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4289
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0122/20030122776.pdf
[firstpage_image] =>[orig_patent_app_number] => 10035099
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/035099 | Subexpression selection of expression represented in contiguous tokenized polish representation | Dec 27, 2001 | Issued |