
Chuong D. Ngo
Examiner (ID: 8858, Phone: (571)272-3731 , Office: P/2182 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2787, 2306, 2121, 2899, 2124, 2182, 2183, 2193 |
| Total Applications | 2158 |
| Issued Applications | 1754 |
| Pending Applications | 68 |
| Abandoned Applications | 343 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1430835
[patent_doc_number] => 06507860
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-14
[patent_title] => 'System and method for RAM-partitioning to exploit parallelism of RADIX-2 elements in FPGAs'
[patent_app_type] => B1
[patent_app_number] => 09/670495
[patent_app_country] => US
[patent_app_date] => 2000-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3258
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/507/06507860.pdf
[firstpage_image] =>[orig_patent_app_number] => 09670495
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/670495 | System and method for RAM-partitioning to exploit parallelism of RADIX-2 elements in FPGAs | Sep 25, 2000 | Issued |
Array
(
[id] => 1217971
[patent_doc_number] => 06711600
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-23
[patent_title] => 'System and method for RAM-partitioning to exploit parallelism of RADIX-2 elements in FPGAs'
[patent_app_type] => B1
[patent_app_number] => 09/670485
[patent_app_country] => US
[patent_app_date] => 2000-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3261
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/711/06711600.pdf
[firstpage_image] =>[orig_patent_app_number] => 09670485
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/670485 | System and method for RAM-partitioning to exploit parallelism of RADIX-2 elements in FPGAs | Sep 25, 2000 | Issued |
Array
(
[id] => 4332549
[patent_doc_number] => 06317768
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-13
[patent_title] => 'System and method for RAM-partitioning to exploit parallelism of RADIX-2 elements in FPGAs'
[patent_app_type] => 1
[patent_app_number] => 9/670488
[patent_app_country] => US
[patent_app_date] => 2000-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 3292
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/317/06317768.pdf
[firstpage_image] =>[orig_patent_app_number] => 670488
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/670488 | System and method for RAM-partitioning to exploit parallelism of RADIX-2 elements in FPGAs | Sep 25, 2000 | Issued |
Array
(
[id] => 7628253
[patent_doc_number] => 06820107
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-16
[patent_title] => 'Square root extraction circuit and floating-point square root extraction device'
[patent_app_type] => B1
[patent_app_number] => 09/667783
[patent_app_country] => US
[patent_app_date] => 2000-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 16408
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/820/06820107.pdf
[firstpage_image] =>[orig_patent_app_number] => 09667783
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/667783 | Square root extraction circuit and floating-point square root extraction device | Sep 21, 2000 | Issued |
Array
(
[id] => 629634
[patent_doc_number] => 07136889
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-11-14
[patent_title] => 'Method and apparatus for generating high quality real random numbers using a disk drive'
[patent_app_type] => utility
[patent_app_number] => 09/649659
[patent_app_country] => US
[patent_app_date] => 2000-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5107
[patent_no_of_claims] => 210
[patent_no_of_ind_claims] => 21
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/136/07136889.pdf
[firstpage_image] =>[orig_patent_app_number] => 09649659
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/649659 | Method and apparatus for generating high quality real random numbers using a disk drive | Aug 28, 2000 | Issued |
Array
(
[id] => 1129307
[patent_doc_number] => 06795840
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-09-21
[patent_title] => 'Method for generating a sequence of random numbers of A 1/f-noise'
[patent_app_type] => B1
[patent_app_number] => 09/648939
[patent_app_country] => US
[patent_app_date] => 2000-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 4852
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/795/06795840.pdf
[firstpage_image] =>[orig_patent_app_number] => 09648939
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/648939 | Method for generating a sequence of random numbers of A 1/f-noise | Aug 27, 2000 | Issued |
Array
(
[id] => 4345340
[patent_doc_number] => 06330579
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-11
[patent_title] => 'Fir filter based upon squaring'
[patent_app_type] => 1
[patent_app_number] => 9/641490
[patent_app_country] => US
[patent_app_date] => 2000-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2313
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/330/06330579.pdf
[firstpage_image] =>[orig_patent_app_number] => 641490
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/641490 | Fir filter based upon squaring | Aug 17, 2000 | Issued |
Array
(
[id] => 7630058
[patent_doc_number] => 06636881
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-10-21
[patent_title] => 'Binary data counter, area information extractor and huffman converter'
[patent_app_type] => B1
[patent_app_number] => 09/601799
[patent_app_country] => US
[patent_app_date] => 2000-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 6299
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/636/06636881.pdf
[firstpage_image] =>[orig_patent_app_number] => 09601799
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/601799 | Binary data counter, area information extractor and huffman converter | Aug 7, 2000 | Issued |
Array
(
[id] => 1200754
[patent_doc_number] => 06728742
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-04-27
[patent_title] => 'Data storage patterns for fast fourier transforms'
[patent_app_type] => B1
[patent_app_number] => 09/634720
[patent_app_country] => US
[patent_app_date] => 2000-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 7829
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/728/06728742.pdf
[firstpage_image] =>[orig_patent_app_number] => 09634720
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/634720 | Data storage patterns for fast fourier transforms | Aug 6, 2000 | Issued |
| 09/628789 | Determining the presence of a pre-specified code in a serial communication channel | Jul 28, 2000 | Abandoned |
Array
(
[id] => 1214085
[patent_doc_number] => 06714956
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-30
[patent_title] => 'Hardware accelerator for normal least-mean-square algorithm-based coefficient adaptation'
[patent_app_type] => B1
[patent_app_number] => 09/624430
[patent_app_country] => US
[patent_app_date] => 2000-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4897
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/714/06714956.pdf
[firstpage_image] =>[orig_patent_app_number] => 09624430
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/624430 | Hardware accelerator for normal least-mean-square algorithm-based coefficient adaptation | Jul 23, 2000 | Issued |
Array
(
[id] => 1164681
[patent_doc_number] => 06772186
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-03
[patent_title] => 'Multimedia multiply-adder'
[patent_app_type] => B1
[patent_app_number] => 09/618560
[patent_app_country] => US
[patent_app_date] => 2000-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 24
[patent_no_of_words] => 7398
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/772/06772186.pdf
[firstpage_image] =>[orig_patent_app_number] => 09618560
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/618560 | Multimedia multiply-adder | Jul 17, 2000 | Issued |
| 09/612689 | Frequency synthesizer | Jul 9, 2000 | Abandoned |
Array
(
[id] => 675749
[patent_doc_number] => 07092979
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-08-15
[patent_title] => 'Random data generator and scrambler using the same, and method therefore'
[patent_app_type] => utility
[patent_app_number] => 09/613310
[patent_app_country] => US
[patent_app_date] => 2000-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 5142
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/092/07092979.pdf
[firstpage_image] =>[orig_patent_app_number] => 09613310
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/613310 | Random data generator and scrambler using the same, and method therefore | Jul 9, 2000 | Issued |
Array
(
[id] => 7628254
[patent_doc_number] => 06820106
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-11-16
[patent_title] => 'Method and apparatus for improving the performance of a floating point multiplier accumulator'
[patent_app_type] => B1
[patent_app_number] => 09/604620
[patent_app_country] => US
[patent_app_date] => 2000-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2400
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 8
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/820/06820106.pdf
[firstpage_image] =>[orig_patent_app_number] => 09604620
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/604620 | Method and apparatus for improving the performance of a floating point multiplier accumulator | Jun 26, 2000 | Issued |
Array
(
[id] => 1250162
[patent_doc_number] => 06675186
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-01-06
[patent_title] => 'Decibel adjustment device with shift amount control circuit'
[patent_app_type] => B1
[patent_app_number] => 09/603779
[patent_app_country] => US
[patent_app_date] => 2000-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4776
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/675/06675186.pdf
[firstpage_image] =>[orig_patent_app_number] => 09603779
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/603779 | Decibel adjustment device with shift amount control circuit | Jun 25, 2000 | Issued |
Array
(
[id] => 7622441
[patent_doc_number] => 06687725
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-02-03
[patent_title] => 'Arithmetic circuit for finite field GF (2m)'
[patent_app_type] => B1
[patent_app_number] => 09/605100
[patent_app_country] => US
[patent_app_date] => 2000-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7688
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/687/06687725.pdf
[firstpage_image] =>[orig_patent_app_number] => 09605100
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/605100 | Arithmetic circuit for finite field GF (2m) | Jun 22, 2000 | Issued |
Array
(
[id] => 1210085
[patent_doc_number] => 06718356
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-04-06
[patent_title] => 'In-place operation method and apparatus for minimizing the memory of radix-r FFTs using maximum throughput butterflies'
[patent_app_type] => B1
[patent_app_number] => 09/595409
[patent_app_country] => US
[patent_app_date] => 2000-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2516
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/718/06718356.pdf
[firstpage_image] =>[orig_patent_app_number] => 09595409
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/595409 | In-place operation method and apparatus for minimizing the memory of radix-r FFTs using maximum throughput butterflies | Jun 15, 2000 | Issued |
Array
(
[id] => 1001536
[patent_doc_number] => 06912557
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-06-28
[patent_title] => 'Math coprocessor'
[patent_app_type] => utility
[patent_app_number] => 09/591659
[patent_app_country] => US
[patent_app_date] => 2000-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 58
[patent_figures_cnt] => 77
[patent_no_of_words] => 21352
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/912/06912557.pdf
[firstpage_image] =>[orig_patent_app_number] => 09591659
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/591659 | Math coprocessor | Jun 8, 2000 | Issued |
Array
(
[id] => 1221496
[patent_doc_number] => 06708190
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-16
[patent_title] => 'Reduced product term carry chain'
[patent_app_type] => B1
[patent_app_number] => 09/587708
[patent_app_country] => US
[patent_app_date] => 2000-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4469
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/708/06708190.pdf
[firstpage_image] =>[orig_patent_app_number] => 09587708
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/587708 | Reduced product term carry chain | Jun 4, 2000 | Issued |