Chuong D. Ngo

Array ( [id] => 1217983 [patent_doc_number] => 06711604 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-23 [patent_title] => 'Binary adder' [patent_app_type] => B1 [patent_app_number] => 09/555768 [patent_app_country] => US [patent_app_date] => 2000-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 11990 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/711/06711604.pdf [firstpage_image] =>[orig_patent_app_number] => 09555768 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1183147 [patent_doc_number] => 06751642 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-15 [patent_title] => 'Process and device for transforming complex symbols into real data, especially for the transmission over a telephone line of phase-modulated and amplitude-modulated carriers' [patent_app_type] => B1 [patent_app_number] => 09/585749 [patent_app_country] => US [patent_app_date] => 2000-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 7715 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/751/06751642.pdf [firstpage_image] =>[orig_patent_app_number] => 09585749 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1228805 [patent_doc_number] => 06701337 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-02 [patent_title] => 'Floating-point calculator' [patent_app_type] => B1 [patent_app_number] => 09/584748 [patent_app_country] => US [patent_app_date] => 2000-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 9006 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/701/06701337.pdf [firstpage_image] =>[orig_patent_app_number] => 09584748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1233835 [patent_doc_number] => 06697828 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-24 [patent_title] => 'Optimized method and apparatus for parallel leading zero/one detection' [patent_app_type] => B1 [patent_app_number] => 09/586658 [patent_app_country] => US [patent_app_date] => 2000-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4513 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/697/06697828.pdf [firstpage_image] =>[orig_patent_app_number] => 09586658 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7631639 [patent_doc_number] => 06665698 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-16 [patent_title] => 'High speed incrementer/decrementer' [patent_app_type] => B1 [patent_app_number] => 09/569658 [patent_app_country] => US [patent_app_date] => 2000-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 21 [patent_no_of_words] => 4099 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 12 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/665/06665698.pdf [firstpage_image] =>[orig_patent_app_number] => 09569658 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1178350 [patent_doc_number] => 06757700 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-06-29 [patent_title] => 'Self-stabilizing, portable and efficient computer arithmetic using mappings of D Scale points' [patent_app_type] => B1 [patent_app_number] => 09/568368 [patent_app_country] => US [patent_app_date] => 2000-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 39 [patent_no_of_words] => 15210 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/757/06757700.pdf [firstpage_image] =>[orig_patent_app_number] => 09568368 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7631645 [patent_doc_number] => 06665692 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-12-16 [patent_title] => 'Method for updating a linear feedback shift register of code generator' [patent_app_type] => B1 [patent_app_number] => 09/567830 [patent_app_country] => US [patent_app_date] => 2000-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 8655 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 9 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/665/06665692.pdf [firstpage_image] =>[orig_patent_app_number] => 09567830 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1308026 [patent_doc_number] => 06629116 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-30 [patent_title] => 'Random sequence generators' [patent_app_type] => B1 [patent_app_number] => 09/566060 [patent_app_country] => US [patent_app_date] => 2000-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 2563 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/629/06629116.pdf [firstpage_image] =>[orig_patent_app_number] => 09566060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1584403 [patent_doc_number] => 06449628 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-10 [patent_title] => 'Apparatus and method for programmable datapath arithmetic arrays' [patent_app_type] => B1 [patent_app_number] => 09/565649 [patent_app_country] => US [patent_app_date] => 2000-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 2841 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/449/06449628.pdf [firstpage_image] =>[orig_patent_app_number] => 09565649 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7622442 [patent_doc_number] => 06687724 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-02-03 [patent_title] => 'Information processor' [patent_app_type] => B1 [patent_app_number] => 09/564279 [patent_app_country] => US [patent_app_date] => 2000-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 46 [patent_no_of_words] => 11165 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/687/06687724.pdf [firstpage_image] =>[orig_patent_app_number] => 09564279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1154447 [patent_doc_number] => 06779008 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-17 [patent_title] => 'Method and apparatus for binary leading zero counting with constant-biased result' [patent_app_type] => B1 [patent_app_number] => 09/559939 [patent_app_country] => US [patent_app_date] => 2000-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5503 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/779/06779008.pdf [firstpage_image] =>[orig_patent_app_number] => 09559939 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1250163 [patent_doc_number] => 06675187 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-01-06 [patent_title] => 'Pipelined linear array of processor elements for performing matrix computations' [patent_app_type] => B1 [patent_app_number] => 09/556760 [patent_app_country] => US [patent_app_date] => 2000-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 27 [patent_no_of_words] => 18519 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/675/06675187.pdf [firstpage_image] =>[orig_patent_app_number] => 09556760 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1291455 [patent_doc_number] => 06643676 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-04 [patent_title] => 'Initialization /prewindowing removal postprocessing for fast RLS filter adaptation' [patent_app_type] => B1 [patent_app_number] => 09/552010 [patent_app_country] => US [patent_app_date] => 2000-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 9711 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/643/06643676.pdf [firstpage_image] =>[orig_patent_app_number] => 09552010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 998889 [patent_doc_number] => 06915319 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-07-05 [patent_title] => 'Method and apparatus for interpolating digital signal' [patent_app_type] => utility [patent_app_number] => 10/089939 [patent_app_country] => US [patent_app_date] => 2000-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 53 [patent_no_of_words] => 12427 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/915/06915319.pdf [firstpage_image] =>[orig_patent_app_number] => 10089939 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1297751 [patent_doc_number] => 06631391 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-07 [patent_title] => 'Parallel computer system and parallel computing method' [patent_app_type] => B1 [patent_app_number] => 09/544359 [patent_app_country] => US [patent_app_date] => 2000-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 19157 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/631/06631391.pdf [firstpage_image] =>[orig_patent_app_number] => 09544359 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 949884 [patent_doc_number] => 06963891 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-11-08 [patent_title] => 'Fast fourier transform' [patent_app_type] => utility [patent_app_number] => 09/542888 [patent_app_country] => US [patent_app_date] => 2000-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 3914 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/963/06963891.pdf [firstpage_image] =>[orig_patent_app_number] => 09542888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1416331 [patent_doc_number] => 06532483 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-11 [patent_title] => 'Filter for time division multiplex filtering of a plurality of data trains, and operating methods therefor' [patent_app_type] => B1 [patent_app_number] => 09/536169 [patent_app_country] => US [patent_app_date] => 2000-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 6780 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/532/06532483.pdf [firstpage_image] =>[orig_patent_app_number] => 09536169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4291229 [patent_doc_number] => 06247033 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Random signal generator' [patent_app_type] => 1 [patent_app_number] => 9/523270 [patent_app_country] => US [patent_app_date] => 2000-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 3782 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/247/06247033.pdf [firstpage_image] =>[orig_patent_app_number] => 523270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1408406 [patent_doc_number] => 06557022 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-29 [patent_title] => 'Digital signal processor with coupled multiply-accumulate units' [patent_app_type] => B1 [patent_app_number] => 09/513980 [patent_app_country] => US [patent_app_date] => 2000-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2297 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/557/06557022.pdf [firstpage_image] =>[orig_patent_app_number] => 09513980 [rel_patent_id] =>[rel_patent_doc_number] =>)