
Chuong D. Ngo
Examiner (ID: 8858, Phone: (571)272-3731 , Office: P/2182 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2787, 2306, 2121, 2899, 2124, 2182, 2183, 2193 |
| Total Applications | 2158 |
| Issued Applications | 1754 |
| Pending Applications | 68 |
| Abandoned Applications | 343 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7633180
[patent_doc_number] => 06658440
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-02
[patent_title] => 'Multi channel filtering device and method'
[patent_app_type] => B1
[patent_app_number] => 09/512559
[patent_app_country] => US
[patent_app_date] => 2000-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 18
[patent_no_of_words] => 8737
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/658/06658440.pdf
[firstpage_image] =>[orig_patent_app_number] => 09512559
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/512559 | Multi channel filtering device and method | Feb 23, 2000 | Issued |
Array
(
[id] => 1278915
[patent_doc_number] => 06654775
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-25
[patent_title] => 'Optimized system and method for parallel leading one/zero anticipation'
[patent_app_type] => B1
[patent_app_number] => 09/511218
[patent_app_country] => US
[patent_app_date] => 2000-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4315
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/654/06654775.pdf
[firstpage_image] =>[orig_patent_app_number] => 09511218
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/511218 | Optimized system and method for parallel leading one/zero anticipation | Feb 22, 2000 | Issued |
Array
(
[id] => 1210082
[patent_doc_number] => 06718354
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-04-06
[patent_title] => 'Signal interpolation and decimation exploiting filter symmetry'
[patent_app_type] => B1
[patent_app_number] => 09/511569
[patent_app_country] => US
[patent_app_date] => 2000-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 12021
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/718/06718354.pdf
[firstpage_image] =>[orig_patent_app_number] => 09511569
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/511569 | Signal interpolation and decimation exploiting filter symmetry | Feb 22, 2000 | Issued |
Array
(
[id] => 1580111
[patent_doc_number] => 06470374
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-22
[patent_title] => 'Carry look-ahead for bi-endian adder'
[patent_app_type] => B1
[patent_app_number] => 09/510129
[patent_app_country] => US
[patent_app_date] => 2000-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 4380
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/470/06470374.pdf
[firstpage_image] =>[orig_patent_app_number] => 09510129
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/510129 | Carry look-ahead for bi-endian adder | Feb 20, 2000 | Issued |
| 09/507376 | Faster shift value calculation using modified carry-lookahead adder | Feb 17, 2000 | Abandoned |
| 09/505660 | Pipelined SRT division unit | Feb 16, 2000 | Abandoned |
Array
(
[id] => 1424615
[patent_doc_number] => 06535899
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-18
[patent_title] => 'Arithmetic device'
[patent_app_type] => B1
[patent_app_number] => 09/445059
[patent_app_country] => US
[patent_app_date] => 2000-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 20
[patent_no_of_words] => 11217
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/535/06535899.pdf
[firstpage_image] =>[orig_patent_app_number] => 09445059
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/445059 | Arithmetic device | Feb 15, 2000 | Issued |
Array
(
[id] => 1489966
[patent_doc_number] => 06366939
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-02
[patent_title] => 'Apparatus for computing exponential and trigonometric functions'
[patent_app_type] => B1
[patent_app_number] => 09/504222
[patent_app_country] => US
[patent_app_date] => 2000-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4027
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/366/06366939.pdf
[firstpage_image] =>[orig_patent_app_number] => 09504222
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/504222 | Apparatus for computing exponential and trigonometric functions | Feb 14, 2000 | Issued |
Array
(
[id] => 7015986
[patent_doc_number] => 20010051968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-12-13
[patent_title] => 'Digital arithmetic integrated circuit'
[patent_app_type] => new
[patent_app_number] => 09/503080
[patent_app_country] => US
[patent_app_date] => 2000-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4626
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0051/20010051968.pdf
[firstpage_image] =>[orig_patent_app_number] => 09503080
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/503080 | Digital arithmetic integrated circuit | Feb 13, 2000 | Issued |
Array
(
[id] => 1431004
[patent_doc_number] => 06523056
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-02-18
[patent_title] => 'Process for secure comparison of two storage registers, and security module implementing this process'
[patent_app_type] => B1
[patent_app_number] => 09/501999
[patent_app_country] => US
[patent_app_date] => 2000-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3128
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/523/06523056.pdf
[firstpage_image] =>[orig_patent_app_number] => 09501999
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/501999 | Process for secure comparison of two storage registers, and security module implementing this process | Feb 10, 2000 | Issued |
Array
(
[id] => 7611397
[patent_doc_number] => 06904445
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-06-07
[patent_title] => 'Method and device for calculating a discrete orthogonal transformation such as FFT or IFFT'
[patent_app_type] => utility
[patent_app_number] => 09/889539
[patent_app_country] => US
[patent_app_date] => 2000-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2319
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/904/06904445.pdf
[firstpage_image] =>[orig_patent_app_number] => 09889539
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/889539 | Method and device for calculating a discrete orthogonal transformation such as FFT or IFFT | Jan 31, 2000 | Issued |
Array
(
[id] => 1428578
[patent_doc_number] => 06513053
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-28
[patent_title] => 'Data processing circuit and method for determining the first and subsequent occurences of a predetermined value in a sequence of data bits'
[patent_app_type] => B1
[patent_app_number] => 09/481438
[patent_app_country] => US
[patent_app_date] => 2000-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5619
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/513/06513053.pdf
[firstpage_image] =>[orig_patent_app_number] => 09481438
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/481438 | Data processing circuit and method for determining the first and subsequent occurences of a predetermined value in a sequence of data bits | Jan 11, 2000 | Issued |
Array
(
[id] => 1250157
[patent_doc_number] => 06675181
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-01-06
[patent_title] => 'Method and apparatus for determining a byte select vector for a crossbar shifter'
[patent_app_type] => B1
[patent_app_number] => 09/471878
[patent_app_country] => US
[patent_app_date] => 1999-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3623
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/675/06675181.pdf
[firstpage_image] =>[orig_patent_app_number] => 09471878
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/471878 | Method and apparatus for determining a byte select vector for a crossbar shifter | Dec 22, 1999 | Issued |
Array
(
[id] => 1336431
[patent_doc_number] => 06604121
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-05
[patent_title] => 'Digital division device and method using a reduced-sized lookup table'
[patent_app_type] => B1
[patent_app_number] => 09/451695
[patent_app_country] => US
[patent_app_date] => 1999-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 6445
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/604/06604121.pdf
[firstpage_image] =>[orig_patent_app_number] => 09451695
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/451695 | Digital division device and method using a reduced-sized lookup table | Nov 29, 1999 | Issued |
Array
(
[id] => 1291422
[patent_doc_number] => 06643673
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-04
[patent_title] => 'Method and apparatus for arithmetic shifting'
[patent_app_type] => B1
[patent_app_number] => 09/451638
[patent_app_country] => US
[patent_app_date] => 1999-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4176
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/643/06643673.pdf
[firstpage_image] =>[orig_patent_app_number] => 09451638
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/451638 | Method and apparatus for arithmetic shifting | Nov 29, 1999 | Issued |
Array
(
[id] => 1443888
[patent_doc_number] => 06496845
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-17
[patent_title] => 'Low pass filter'
[patent_app_type] => B1
[patent_app_number] => 09/440939
[patent_app_country] => US
[patent_app_date] => 1999-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 5688
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/496/06496845.pdf
[firstpage_image] =>[orig_patent_app_number] => 09440939
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/440939 | Low pass filter | Nov 15, 1999 | Issued |
Array
(
[id] => 4304060
[patent_doc_number] => 06269383
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-31
[patent_title] => 'Method and apparatus for integer arithmetic'
[patent_app_type] => 1
[patent_app_number] => 9/437071
[patent_app_country] => US
[patent_app_date] => 1999-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 12062
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/269/06269383.pdf
[firstpage_image] =>[orig_patent_app_number] => 437071
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/437071 | Method and apparatus for integer arithmetic | Nov 8, 1999 | Issued |
Array
(
[id] => 1532881
[patent_doc_number] => 06480874
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-12
[patent_title] => 'Power saving method for performing additions and subtractions and a device thereof'
[patent_app_type] => B1
[patent_app_number] => 09/436890
[patent_app_country] => US
[patent_app_date] => 1999-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3056
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/480/06480874.pdf
[firstpage_image] =>[orig_patent_app_number] => 09436890
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/436890 | Power saving method for performing additions and subtractions and a device thereof | Nov 8, 1999 | Issued |
Array
(
[id] => 1414663
[patent_doc_number] => 06549923
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-15
[patent_title] => 'Differentiation learning aiding apparatus and storage medium'
[patent_app_type] => B1
[patent_app_number] => 09/436859
[patent_app_country] => US
[patent_app_date] => 1999-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 49
[patent_no_of_words] => 17378
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/549/06549923.pdf
[firstpage_image] =>[orig_patent_app_number] => 09436859
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/436859 | Differentiation learning aiding apparatus and storage medium | Nov 8, 1999 | Issued |
Array
(
[id] => 4332482
[patent_doc_number] => 06317763
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-13
[patent_title] => 'Circuits, barrel shifters, and methods of manipulating a bit pattern'
[patent_app_type] => 1
[patent_app_number] => 9/435894
[patent_app_country] => US
[patent_app_date] => 1999-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6207
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/317/06317763.pdf
[firstpage_image] =>[orig_patent_app_number] => 435894
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/435894 | Circuits, barrel shifters, and methods of manipulating a bit pattern | Nov 7, 1999 | Issued |