Chuong D. Ngo

Array ( [id] => 1501326 [patent_doc_number] => 06405231 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Method and apparatus for rounding intermediate normalized mantissas within a floating-point processor' [patent_app_type] => B1 [patent_app_number] => 09/282270 [patent_app_country] => US [patent_app_date] => 1999-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1771 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/405/06405231.pdf [firstpage_image] =>[orig_patent_app_number] => 09282270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1519427 [patent_doc_number] => 06421697 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-16 [patent_title] => 'Variants on low-latency convolution-smooth updating of filter response using crossfades' [patent_app_type] => B1 [patent_app_number] => 09/281769 [patent_app_country] => US [patent_app_date] => 1999-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1244 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/421/06421697.pdf [firstpage_image] =>[orig_patent_app_number] => 09281769 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4293658 [patent_doc_number] => 06324557 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Combination exerciser gripper and calculator' [patent_app_type] => 1 [patent_app_number] => 9/281650 [patent_app_country] => US [patent_app_date] => 1999-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 2985 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/324/06324557.pdf [firstpage_image] =>[orig_patent_app_number] => 281650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1471676 [patent_doc_number] => 06460064 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'Multiplier for operating n bits and n/2 bits and method therefor' [patent_app_type] => B1 [patent_app_number] => 09/280449 [patent_app_country] => US [patent_app_date] => 1999-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 5468 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/460/06460064.pdf [firstpage_image] =>[orig_patent_app_number] => 09280449 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1474679 [patent_doc_number] => 06408321 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-18 [patent_title] => 'Method and apparatus for mapping components of descriptor vectors to a space that discriminates between groups' [patent_app_type] => B1 [patent_app_number] => 09/275158 [patent_app_country] => US [patent_app_date] => 1999-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 15113 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/408/06408321.pdf [firstpage_image] =>[orig_patent_app_number] => 09275158 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6133480 [patent_doc_number] => 20020078108 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-06-20 [patent_title] => 'NEW TYPE OF EASY-TO-USE ELECTRONIC CALCULATOR (COMPUTER)' [patent_app_type] => new [patent_app_number] => 09/125749 [patent_app_country] => US [patent_app_date] => 1999-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2178 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 308 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20020078108.pdf [firstpage_image] =>[orig_patent_app_number] => 09125749 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4332497 [patent_doc_number] => 06317764 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Apparatus for computing transcendental functions quickly' [patent_app_type] => 1 [patent_app_number] => 9/267330 [patent_app_country] => US [patent_app_date] => 1999-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 6997 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/317/06317764.pdf [firstpage_image] =>[orig_patent_app_number] => 267330 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1505766 [patent_doc_number] => 06487574 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-26 [patent_title] => 'System and method for producing modulated complex lapped transforms' [patent_app_type] => B1 [patent_app_number] => 09/259669 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 10153 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/487/06487574.pdf [firstpage_image] =>[orig_patent_app_number] => 09259669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1549319 [patent_doc_number] => 06374281 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Adder' [patent_app_type] => B1 [patent_app_number] => 09/258819 [patent_app_country] => US [patent_app_date] => 1999-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4922 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 313 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/374/06374281.pdf [firstpage_image] =>[orig_patent_app_number] => 09258819 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6483281 [patent_doc_number] => 20020152250 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-17 [patent_title] => 'FINITE-IMPULSE-RESPONSE (FIR) FILTER EMPLOYING A PARALLEL ARCHITECTURE' [patent_app_type] => new [patent_app_number] => 09/256568 [patent_app_country] => US [patent_app_date] => 1999-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5254 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0152/20020152250.pdf [firstpage_image] =>[orig_patent_app_number] => 09256568 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1474671 [patent_doc_number] => 06408317 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-18 [patent_title] => 'Random number conditioner' [patent_app_type] => B1 [patent_app_number] => 09/253016 [patent_app_country] => US [patent_app_date] => 1999-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3294 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/408/06408317.pdf [firstpage_image] =>[orig_patent_app_number] => 09253016 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7638680 [patent_doc_number] => 06397240 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Programmable accelerator for a programmable processor system' [patent_app_type] => B1 [patent_app_number] => 09/252500 [patent_app_country] => US [patent_app_date] => 1999-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 6393 [patent_no_of_claims] => 61 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/397/06397240.pdf [firstpage_image] =>[orig_patent_app_number] => 09252500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336330 [patent_doc_number] => 06249797 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'Interpolating filter banks in arbitrary dimensions' [patent_app_type] => 1 [patent_app_number] => 9/253410 [patent_app_country] => US [patent_app_date] => 1999-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 20 [patent_no_of_words] => 11942 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249797.pdf [firstpage_image] =>[orig_patent_app_number] => 253410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4387177 [patent_doc_number] => 06275835 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Finite impulse response filter and method' [patent_app_type] => 1 [patent_app_number] => 9/251216 [patent_app_country] => US [patent_app_date] => 1999-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3214 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/275/06275835.pdf [firstpage_image] =>[orig_patent_app_number] => 251216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4207966 [patent_doc_number] => 06154761 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Classified adaptive multiple processing system' [patent_app_type] => 1 [patent_app_number] => 9/250063 [patent_app_country] => US [patent_app_date] => 1999-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 19 [patent_no_of_words] => 8188 [patent_no_of_claims] => 122 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/154/06154761.pdf [firstpage_image] =>[orig_patent_app_number] => 250063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4289513 [patent_doc_number] => 06308193 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'DCT/IDCT processor' [patent_app_type] => 1 [patent_app_number] => 9/241060 [patent_app_country] => US [patent_app_date] => 1999-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 6173 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/308/06308193.pdf [firstpage_image] =>[orig_patent_app_number] => 241060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1604400 [patent_doc_number] => 06434586 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-13 [patent_title] => 'Narrow Wallace multiplier' [patent_app_type] => B1 [patent_app_number] => 09/240419 [patent_app_country] => US [patent_app_date] => 1999-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 21 [patent_no_of_words] => 8420 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/434/06434586.pdf [firstpage_image] =>[orig_patent_app_number] => 09240419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4289528 [patent_doc_number] => 06308194 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Discrete cosine transform circuit and operation method thereof' [patent_app_type] => 1 [patent_app_number] => 9/239409 [patent_app_country] => US [patent_app_date] => 1999-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 7826 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/308/06308194.pdf [firstpage_image] =>[orig_patent_app_number] => 239409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1471664 [patent_doc_number] => 06460062 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-01 [patent_title] => 'Discrete cosine transformation circuit' [patent_app_type] => B1 [patent_app_number] => 09/239348 [patent_app_country] => US [patent_app_date] => 1999-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6879 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 263 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/460/06460062.pdf [firstpage_image] =>[orig_patent_app_number] => 09239348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1595660 [patent_doc_number] => 06484192 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-19 [patent_title] => 'Root finding method and root finding circuit of quadratic polynomial over finite field' [patent_app_type] => B1 [patent_app_number] => 09/239170 [patent_app_country] => US [patent_app_date] => 1999-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 4354 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 254 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/484/06484192.pdf [firstpage_image] =>[orig_patent_app_number] => 09239170 [rel_patent_id] =>[rel_patent_doc_number] =>)