Chuong D. Ngo

Array ( [id] => 3993613 [patent_doc_number] => 05862069 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Four quadrant multiplying apparatus and method' [patent_app_type] => 1 [patent_app_number] => 8/682838 [patent_app_country] => US [patent_app_date] => 1996-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 4353 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/862/05862069.pdf [firstpage_image] =>[orig_patent_app_number] => 682838 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3835778 [patent_doc_number] => 05732000 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-24 [patent_title] => 'Casing for electronic equipment, such as personal computers and/or their peripherals' [patent_app_type] => 1 [patent_app_number] => 8/669539 [patent_app_country] => US [patent_app_date] => 1996-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 2742 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/732/05732000.pdf [firstpage_image] =>[orig_patent_app_number] => 669539 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3900449 [patent_doc_number] => 05777907 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-07 [patent_title] => 'Processor for selectively performing multiplication/division' [patent_app_type] => 1 [patent_app_number] => 8/674787 [patent_app_country] => US [patent_app_date] => 1996-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4975 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/777/05777907.pdf [firstpage_image] =>[orig_patent_app_number] => 674787 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3889898 [patent_doc_number] => 05729480 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-17 [patent_title] => 'Portable information processing apparatus' [patent_app_type] => 1 [patent_app_number] => 8/673867 [patent_app_country] => US [patent_app_date] => 1996-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 32 [patent_no_of_words] => 10515 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/729/05729480.pdf [firstpage_image] =>[orig_patent_app_number] => 673867 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4004678 [patent_doc_number] => 05892693 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-06 [patent_title] => 'Signal interpolation and decimation exploiting filter symmetry' [patent_app_type] => 1 [patent_app_number] => 8/673489 [patent_app_country] => US [patent_app_date] => 1996-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 11119 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 375 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/892/05892693.pdf [firstpage_image] =>[orig_patent_app_number] => 673489 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3825711 [patent_doc_number] => 05812521 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-22 [patent_title] => 'Static adder using BICMOS emitter dot circuits' [patent_app_type] => 1 [patent_app_number] => 8/674098 [patent_app_country] => US [patent_app_date] => 1996-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6185 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/812/05812521.pdf [firstpage_image] =>[orig_patent_app_number] => 674098 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4086037 [patent_doc_number] => 05966314 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-12 [patent_title] => 'Finite impulse response filter' [patent_app_type] => 1 [patent_app_number] => 8/675488 [patent_app_country] => US [patent_app_date] => 1996-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 50 [patent_no_of_words] => 9439 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/966/05966314.pdf [firstpage_image] =>[orig_patent_app_number] => 675488 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3888410 [patent_doc_number] => 05764552 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Method for adjusting an adaptive exponential filter' [patent_app_type] => 1 [patent_app_number] => 8/501004 [patent_app_country] => US [patent_app_date] => 1996-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2995 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/764/05764552.pdf [firstpage_image] =>[orig_patent_app_number] => 501004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3825986 [patent_doc_number] => 05771183 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-23 [patent_title] => 'Apparatus and method for computation of sticky bit in a multi-stage shifter used for floating point arithmetic' [patent_app_type] => 1 [patent_app_number] => 8/672678 [patent_app_country] => US [patent_app_date] => 1996-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4532 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/771/05771183.pdf [firstpage_image] =>[orig_patent_app_number] => 672678 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3866571 [patent_doc_number] => 05768171 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Method and apparatus for improving the precision or area of a memory table used in floating-point computations' [patent_app_type] => 1 [patent_app_number] => 8/671877 [patent_app_country] => US [patent_app_date] => 1996-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3571 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/768/05768171.pdf [firstpage_image] =>[orig_patent_app_number] => 671877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4034264 [patent_doc_number] => 05926405 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Multidimensional adaptive system' [patent_app_type] => 1 [patent_app_number] => 8/672008 [patent_app_country] => US [patent_app_date] => 1996-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 5684 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/926/05926405.pdf [firstpage_image] =>[orig_patent_app_number] => 672008 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3898625 [patent_doc_number] => 05724276 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-03 [patent_title] => 'Logic block structure optimized for sum generation' [patent_app_type] => 1 [patent_app_number] => 8/664628 [patent_app_country] => US [patent_app_date] => 1996-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 2820 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/724/05724276.pdf [firstpage_image] =>[orig_patent_app_number] => 664628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3789771 [patent_doc_number] => 05757681 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-26 [patent_title] => 'Electronic apparatus with an input pen' [patent_app_type] => 1 [patent_app_number] => 8/662117 [patent_app_country] => US [patent_app_date] => 1996-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 6906 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/757/05757681.pdf [firstpage_image] =>[orig_patent_app_number] => 662117 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4087973 [patent_doc_number] => 06070180 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-30 [patent_title] => 'Digital arithmetic integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/658999 [patent_app_country] => US [patent_app_date] => 1996-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4551 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/070/06070180.pdf [firstpage_image] =>[orig_patent_app_number] => 658999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3837507 [patent_doc_number] => 05784307 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-21 [patent_title] => 'Division algorithm for floating point or integer numbers' [patent_app_type] => 1 [patent_app_number] => 8/657779 [patent_app_country] => US [patent_app_date] => 1996-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4134 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/784/05784307.pdf [firstpage_image] =>[orig_patent_app_number] => 657779 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4191636 [patent_doc_number] => 06141671 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-31 [patent_title] => 'Asynchronous digital sample rate converter' [patent_app_type] => 1 [patent_app_number] => 8/653125 [patent_app_country] => US [patent_app_date] => 1996-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 37 [patent_no_of_words] => 15887 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/141/06141671.pdf [firstpage_image] =>[orig_patent_app_number] => 653125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3764826 [patent_doc_number] => 05721697 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-24 [patent_title] => 'Performing tree additions via multiplication' [patent_app_type] => 1 [patent_app_number] => 8/649349 [patent_app_country] => US [patent_app_date] => 1996-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4068 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/721/05721697.pdf [firstpage_image] =>[orig_patent_app_number] => 649349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1561721 [patent_doc_number] => 06375344 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Data capture system with communicating and recharging docking apparatus and hand-held data terminal means cooperable therewith' [patent_app_type] => B1 [patent_app_number] => 08/647477 [patent_app_country] => US [patent_app_date] => 1996-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 38 [patent_no_of_words] => 18112 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/375/06375344.pdf [firstpage_image] =>[orig_patent_app_number] => 08647477 [rel_patent_id] =>[rel_patent_doc_number] =>)