
Chuong D. Ngo
Examiner (ID: 8858, Phone: (571)272-3731 , Office: P/2182 )
| Most Active Art Unit | 2193 |
| Art Unit(s) | 2787, 2306, 2121, 2899, 2124, 2182, 2183, 2193 |
| Total Applications | 2158 |
| Issued Applications | 1754 |
| Pending Applications | 68 |
| Abandoned Applications | 343 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4077326
[patent_doc_number] => 05867413
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-02
[patent_title] => 'Fast method of floating-point multiplication and accumulation'
[patent_app_type] => 1
[patent_app_number] => 8/544159
[patent_app_country] => US
[patent_app_date] => 1995-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6104
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/867/05867413.pdf
[firstpage_image] =>[orig_patent_app_number] => 544159
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/544159 | Fast method of floating-point multiplication and accumulation | Oct 16, 1995 | Issued |
Array
(
[id] => 3888353
[patent_doc_number] => 05764548
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-09
[patent_title] => 'Fast floating-point to integer conversion'
[patent_app_type] => 1
[patent_app_number] => 8/537260
[patent_app_country] => US
[patent_app_date] => 1995-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3840
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/764/05764548.pdf
[firstpage_image] =>[orig_patent_app_number] => 537260
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/537260 | Fast floating-point to integer conversion | Sep 28, 1995 | Issued |
Array
(
[id] => 3529724
[patent_doc_number] => 05530660
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-06-25
[patent_title] => 'Digital band pass elliptic filter system'
[patent_app_type] => 1
[patent_app_number] => 8/535357
[patent_app_country] => US
[patent_app_date] => 1995-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7399
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/530/05530660.pdf
[firstpage_image] =>[orig_patent_app_number] => 535357
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/535357 | Digital band pass elliptic filter system | Sep 27, 1995 | Issued |
| 08/535800 | METHOD AND SYSTEM FOR PERFORMING A CONVOLUTION OPERATION | Sep 27, 1995 | Abandoned |
| 08/535419 | METHOD AND SYSTEM FOR PERFORMING A CORRELATION OPERATION | Sep 27, 1995 | Abandoned |
Array
(
[id] => 4411585
[patent_doc_number] => 06298364
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-02
[patent_title] => 'Digital signal processing operation apparatus that allows combined operation'
[patent_app_type] => 1
[patent_app_number] => 8/526781
[patent_app_country] => US
[patent_app_date] => 1995-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3623
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/298/06298364.pdf
[firstpage_image] =>[orig_patent_app_number] => 526781
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/526781 | Digital signal processing operation apparatus that allows combined operation | Sep 10, 1995 | Issued |
Array
(
[id] => 1294568
[patent_doc_number] => 06640235
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-10-28
[patent_title] => 'Expandable mass disk drive storage system'
[patent_app_type] => B1
[patent_app_number] => 08/524475
[patent_app_country] => US
[patent_app_date] => 1995-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4215
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/640/06640235.pdf
[firstpage_image] =>[orig_patent_app_number] => 08524475
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/524475 | Expandable mass disk drive storage system | Sep 6, 1995 | Issued |
Array
(
[id] => 3732899
[patent_doc_number] => 05673212
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-30
[patent_title] => 'Method and apparatus for numerically controlled oscillator with partitioned phase accumulator'
[patent_app_type] => 1
[patent_app_number] => 8/523099
[patent_app_country] => US
[patent_app_date] => 1995-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3589
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/673/05673212.pdf
[firstpage_image] =>[orig_patent_app_number] => 523099
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/523099 | Method and apparatus for numerically controlled oscillator with partitioned phase accumulator | Aug 31, 1995 | Issued |
Array
(
[id] => 3658958
[patent_doc_number] => 05684731
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-11-04
[patent_title] => 'Booth multiplier using data path width adder for efficient carry save addition'
[patent_app_type] => 1
[patent_app_number] => 8/522430
[patent_app_country] => US
[patent_app_date] => 1995-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8779
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/684/05684731.pdf
[firstpage_image] =>[orig_patent_app_number] => 522430
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/522430 | Booth multiplier using data path width adder for efficient carry save addition | Aug 30, 1995 | Issued |
Array
(
[id] => 3969415
[patent_doc_number] => 05957999
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-09-28
[patent_title] => 'Booth multiplier with squaring operation accelerator'
[patent_app_type] => 1
[patent_app_number] => 8/521790
[patent_app_country] => US
[patent_app_date] => 1995-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8566
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/957/05957999.pdf
[firstpage_image] =>[orig_patent_app_number] => 521790
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/521790 | Booth multiplier with squaring operation accelerator | Aug 30, 1995 | Issued |
Array
(
[id] => 3969796
[patent_doc_number] => 05936871
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-10
[patent_title] => 'Method and system for performing an L.sub.2 norm operation'
[patent_app_type] => 1
[patent_app_number] => 8/519890
[patent_app_country] => US
[patent_app_date] => 1995-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 24
[patent_no_of_words] => 15390
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/936/05936871.pdf
[firstpage_image] =>[orig_patent_app_number] => 519890
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/519890 | Method and system for performing an L.sub.2 norm operation | Aug 27, 1995 | Issued |
| 08/519910 | METHOD AND SYSTEM FOR PERFORMING AN IIR FILTERING OPERATION | Aug 27, 1995 | Abandoned |
Array
(
[id] => 3898663
[patent_doc_number] => 05724279
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-03
[patent_title] => 'Computer-implemented method and computer for performing modular reduction'
[patent_app_type] => 1
[patent_app_number] => 8/519600
[patent_app_country] => US
[patent_app_date] => 1995-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11770
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/724/05724279.pdf
[firstpage_image] =>[orig_patent_app_number] => 519600
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/519600 | Computer-implemented method and computer for performing modular reduction | Aug 24, 1995 | Issued |
Array
(
[id] => 3632695
[patent_doc_number] => 05594673
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-01-14
[patent_title] => 'Method and apparatus for displaying menu options for selection with a minimum of key stroke'
[patent_app_type] => 1
[patent_app_number] => 8/513414
[patent_app_country] => US
[patent_app_date] => 1995-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3755
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/594/05594673.pdf
[firstpage_image] =>[orig_patent_app_number] => 513414
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/513414 | Method and apparatus for displaying menu options for selection with a minimum of key stroke | Aug 14, 1995 | Issued |
Array
(
[id] => 3491929
[patent_doc_number] => RE035365
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-10-29
[patent_title] => 'Squaring circuit for binary numbers'
[patent_app_type] => 2
[patent_app_number] => 8/509981
[patent_app_country] => US
[patent_app_date] => 1995-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2726
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 318
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/035/RE035365.pdf
[firstpage_image] =>[orig_patent_app_number] => 509981
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/509981 | Squaring circuit for binary numbers | Jul 31, 1995 | Issued |
Array
(
[id] => 3993452
[patent_doc_number] => 05862059
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-01-19
[patent_title] => 'Table compression using bipartite tables'
[patent_app_type] => 1
[patent_app_number] => 8/504279
[patent_app_country] => US
[patent_app_date] => 1995-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 18519
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/862/05862059.pdf
[firstpage_image] =>[orig_patent_app_number] => 504279
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/504279 | Table compression using bipartite tables | Jul 18, 1995 | Issued |
Array
(
[id] => 3671260
[patent_doc_number] => 05657257
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-08-12
[patent_title] => 'Power-supply controller of computer'
[patent_app_type] => 1
[patent_app_number] => 8/502699
[patent_app_country] => US
[patent_app_date] => 1995-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2747
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 380
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/657/05657257.pdf
[firstpage_image] =>[orig_patent_app_number] => 502699
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/502699 | Power-supply controller of computer | Jul 13, 1995 | Issued |
Array
(
[id] => 3536083
[patent_doc_number] => 05528528
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-06-18
[patent_title] => 'Method, apparatus, and system for transforming signals'
[patent_app_type] => 1
[patent_app_number] => 8/498526
[patent_app_country] => US
[patent_app_date] => 1995-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 10242
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/528/05528528.pdf
[firstpage_image] =>[orig_patent_app_number] => 498526
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/498526 | Method, apparatus, and system for transforming signals | Jul 4, 1995 | Issued |
Array
(
[id] => 3704895
[patent_doc_number] => 05619439
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-04-08
[patent_title] => 'Shared hardware for multiply, divide, and square root exponent calculation'
[patent_app_type] => 1
[patent_app_number] => 8/498420
[patent_app_country] => US
[patent_app_date] => 1995-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4649
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/619/05619439.pdf
[firstpage_image] =>[orig_patent_app_number] => 498420
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/498420 | Shared hardware for multiply, divide, and square root exponent calculation | Jul 4, 1995 | Issued |
Array
(
[id] => 3741731
[patent_doc_number] => 05694345
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-12-02
[patent_title] => 'Hardware efficient interpolation filter'
[patent_app_type] => 1
[patent_app_number] => 8/496779
[patent_app_country] => US
[patent_app_date] => 1995-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2761
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/694/05694345.pdf
[firstpage_image] =>[orig_patent_app_number] => 496779
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/496779 | Hardware efficient interpolation filter | Jun 28, 1995 | Issued |