Chuong D. Ngo

Array ( [id] => 3114011 [patent_doc_number] => 05448509 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-05 [patent_title] => 'Efficient hardware handling of positive and negative overflow resulting from arithmetic operations' [patent_app_type] => 1 [patent_app_number] => 8/163960 [patent_app_country] => US [patent_app_date] => 1993-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9170 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/448/05448509.pdf [firstpage_image] =>[orig_patent_app_number] => 163960 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3417927 [patent_doc_number] => 05438530 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-01 [patent_title] => 'Portable electronic computer with tracking device' [patent_app_type] => 1 [patent_app_number] => 8/162289 [patent_app_country] => US [patent_app_date] => 1993-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 6553 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/438/05438530.pdf [firstpage_image] =>[orig_patent_app_number] => 162289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3549113 [patent_doc_number] => 05481465 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-02 [patent_title] => 'Method of and system for producing solid models' [patent_app_type] => 1 [patent_app_number] => 8/161598 [patent_app_country] => US [patent_app_date] => 1993-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 30 [patent_no_of_words] => 10346 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 402 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/481/05481465.pdf [firstpage_image] =>[orig_patent_app_number] => 161598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4349362 [patent_doc_number] => 06314336 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Numerically controlled machining apparatus for automatically exchanging tools and workpieces' [patent_app_type] => 1 [patent_app_number] => 8/159618 [patent_app_country] => US [patent_app_date] => 1993-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 40 [patent_no_of_words] => 11925 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/314/06314336.pdf [firstpage_image] =>[orig_patent_app_number] => 159618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3697520 [patent_doc_number] => 05644524 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Iterative division apparatus, system and method employing left most one\'s detection and left most one\'s detection with exclusive or' [patent_app_type] => 1 [patent_app_number] => 8/160120 [patent_app_country] => US [patent_app_date] => 1993-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 70 [patent_no_of_words] => 99235 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 496 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644524.pdf [firstpage_image] =>[orig_patent_app_number] => 160120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3697488 [patent_doc_number] => 05644522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Method, apparatus and system for multiply rounding using redundant coded multiply result' [patent_app_type] => 1 [patent_app_number] => 8/159650 [patent_app_country] => US [patent_app_date] => 1993-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 70 [patent_no_of_words] => 99617 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 296 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644522.pdf [firstpage_image] =>[orig_patent_app_number] => 159650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3491952 [patent_doc_number] => 05446651 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-29 [patent_title] => 'Split multiply operation' [patent_app_type] => 1 [patent_app_number] => 8/159349 [patent_app_country] => US [patent_app_date] => 1993-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 70 [patent_no_of_words] => 99434 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 519 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/446/05446651.pdf [firstpage_image] =>[orig_patent_app_number] => 159349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3459085 [patent_doc_number] => 05424967 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'Shift and rounding circuit and method' [patent_app_type] => 1 [patent_app_number] => 8/158640 [patent_app_country] => US [patent_app_date] => 1993-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1763 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424967.pdf [firstpage_image] =>[orig_patent_app_number] => 158640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3544086 [patent_doc_number] => 05557528 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-17 [patent_title] => 'Task prioritization for a tape storage system' [patent_app_type] => 1 [patent_app_number] => 8/156598 [patent_app_country] => US [patent_app_date] => 1993-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 5569 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/557/05557528.pdf [firstpage_image] =>[orig_patent_app_number] => 156598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3523305 [patent_doc_number] => 05513133 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-30 [patent_title] => 'Compact microelectronic device for performing modular multiplication and exponentiation over large numbers' [patent_app_type] => 1 [patent_app_number] => 8/154220 [patent_app_country] => US [patent_app_date] => 1993-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 12638 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/513/05513133.pdf [firstpage_image] =>[orig_patent_app_number] => 154220 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3438011 [patent_doc_number] => 05463573 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-31 [patent_title] => 'Multivalued subtracter having capability of sharing plural multivalued signals' [patent_app_type] => 1 [patent_app_number] => 8/152860 [patent_app_country] => US [patent_app_date] => 1993-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 8852 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/463/05463573.pdf [firstpage_image] =>[orig_patent_app_number] => 152860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3061166 [patent_doc_number] => 05325316 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-06-28 [patent_title] => 'Compression processing method of real number data in processing system and apparatus therefor' [patent_app_type] => 1 [patent_app_number] => 8/136410 [patent_app_country] => US [patent_app_date] => 1993-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 4482 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/325/05325316.pdf [firstpage_image] =>[orig_patent_app_number] => 136410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3421939 [patent_doc_number] => 05444645 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-22 [patent_title] => 'Multi-channel pseudo random pattern generating device' [patent_app_type] => 1 [patent_app_number] => 8/137010 [patent_app_country] => US [patent_app_date] => 1993-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4364 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 320 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/444/05444645.pdf [firstpage_image] =>[orig_patent_app_number] => 137010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3541026 [patent_doc_number] => 05583802 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-10 [patent_title] => 'Methods and devices for performing arithmetic operations in the manner and with the function of an electronic calculating machine' [patent_app_type] => 1 [patent_app_number] => 8/200286 [patent_app_country] => US [patent_app_date] => 1993-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 22 [patent_no_of_words] => 5353 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/583/05583802.pdf [firstpage_image] =>[orig_patent_app_number] => 200286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3590190 [patent_doc_number] => 05499203 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Logic elements for interlaced carry/borrow systems having a uniform layout' [patent_app_type] => 1 [patent_app_number] => 8/126650 [patent_app_country] => US [patent_app_date] => 1993-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 51 [patent_no_of_words] => 13623 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 386 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/499/05499203.pdf [firstpage_image] =>[orig_patent_app_number] => 126650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4236375 [patent_doc_number] => 06112219 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Method and apparatus for performing fast discrete cosine transforms and fast inverse discrete cosine transforms using look-up tables' [patent_app_type] => 1 [patent_app_number] => 8/125590 [patent_app_country] => US [patent_app_date] => 1993-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 10182 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/112/06112219.pdf [firstpage_image] =>[orig_patent_app_number] => 125590 [rel_patent_id] =>[rel_patent_doc_number] =>)