
Colleen Erin Snow
Examiner (ID: 16708, Phone: (571)272-8603 , Office: P/2899 )
| Most Active Art Unit | 2899 |
| Art Unit(s) | 2813, 2899 |
| Total Applications | 846 |
| Issued Applications | 638 |
| Pending Applications | 51 |
| Abandoned Applications | 177 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7430348
[patent_doc_number] => 20040266211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-30
[patent_title] => 'Semiconductor interfaces'
[patent_app_type] => new
[patent_app_number] => 10/822345
[patent_app_country] => US
[patent_app_date] => 2004-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6457
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0266/20040266211.pdf
[firstpage_image] =>[orig_patent_app_number] => 10822345
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/822345 | Semiconductor interfaces | Apr 11, 2004 | Abandoned |
Array
(
[id] => 442771
[patent_doc_number] => 07256076
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-14
[patent_title] => 'Manufacturing method of liquid crystal display device'
[patent_app_type] => utility
[patent_app_number] => 10/814186
[patent_app_country] => US
[patent_app_date] => 2004-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 23
[patent_no_of_words] => 3865
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/256/07256076.pdf
[firstpage_image] =>[orig_patent_app_number] => 10814186
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/814186 | Manufacturing method of liquid crystal display device | Mar 31, 2004 | Issued |
Array
(
[id] => 7673273
[patent_doc_number] => 20040180506
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-16
[patent_title] => 'Diffusion barriers comprising a self-assembled monolayer'
[patent_app_type] => new
[patent_app_number] => 10/809317
[patent_app_country] => US
[patent_app_date] => 2004-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2444
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0180/20040180506.pdf
[firstpage_image] =>[orig_patent_app_number] => 10809317
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/809317 | Diffusion barriers comprising a self-assembled monolayer | Mar 23, 2004 | Issued |
Array
(
[id] => 530972
[patent_doc_number] => 07179733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-02-20
[patent_title] => 'Method of forming contact holes and electronic device formed thereby'
[patent_app_type] => utility
[patent_app_number] => 10/795366
[patent_app_country] => US
[patent_app_date] => 2004-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6830
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/179/07179733.pdf
[firstpage_image] =>[orig_patent_app_number] => 10795366
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/795366 | Method of forming contact holes and electronic device formed thereby | Mar 8, 2004 | Issued |
Array
(
[id] => 517823
[patent_doc_number] => 07189598
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-13
[patent_title] => 'Wiring board, method of manufacturing the same, semiconductor device, and electronic instrument'
[patent_app_type] => utility
[patent_app_number] => 10/792266
[patent_app_country] => US
[patent_app_date] => 2004-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 37
[patent_no_of_words] => 6566
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/189/07189598.pdf
[firstpage_image] =>[orig_patent_app_number] => 10792266
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/792266 | Wiring board, method of manufacturing the same, semiconductor device, and electronic instrument | Mar 1, 2004 | Issued |
Array
(
[id] => 7144065
[patent_doc_number] => 20040169283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Integrated circuit devices and methods of forming the same that have a low dielectric insulating interlayer between conductive structures'
[patent_app_type] => new
[patent_app_number] => 10/787996
[patent_app_country] => US
[patent_app_date] => 2004-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4184
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0169/20040169283.pdf
[firstpage_image] =>[orig_patent_app_number] => 10787996
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/787996 | Integrated circuit devices and methods of forming the same that have a low dielectric insulating interlayer between conductive structures | Feb 25, 2004 | Abandoned |
Array
(
[id] => 247033
[patent_doc_number] => 07585785
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-08
[patent_title] => 'Sacrificial benzocyclobutene copolymers for making air gap semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 10/544415
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 3388
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/585/07585785.pdf
[firstpage_image] =>[orig_patent_app_number] => 10544415
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/544415 | Sacrificial benzocyclobutene copolymers for making air gap semiconductor devices | Jan 29, 2004 | Issued |
Array
(
[id] => 7005264
[patent_doc_number] => 20050170577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-04
[patent_title] => 'Strained silicon layer fabrication with reduced dislocation defect density'
[patent_app_type] => utility
[patent_app_number] => 10/769316
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2160
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20050170577.pdf
[firstpage_image] =>[orig_patent_app_number] => 10769316
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/769316 | Strained silicon layer fabrication with reduced dislocation defect density | Jan 29, 2004 | Issued |
Array
(
[id] => 701563
[patent_doc_number] => 07064068
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-06-20
[patent_title] => 'Method to improve planarity of electroplated copper'
[patent_app_type] => utility
[patent_app_number] => 10/763306
[patent_app_country] => US
[patent_app_date] => 2004-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1927
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/064/07064068.pdf
[firstpage_image] =>[orig_patent_app_number] => 10763306
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/763306 | Method to improve planarity of electroplated copper | Jan 22, 2004 | Issued |
Array
(
[id] => 7144252
[patent_doc_number] => 20050118789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-02
[patent_title] => 'Method of producing soi wafer and soi wafer'
[patent_app_type] => utility
[patent_app_number] => 10/507175
[patent_app_country] => US
[patent_app_date] => 2003-12-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5571
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0118/20050118789.pdf
[firstpage_image] =>[orig_patent_app_number] => 10507175
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/507175 | Method of producing soi wafer and soi wafer | Dec 24, 2003 | Abandoned |
Array
(
[id] => 7318932
[patent_doc_number] => 20040135251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-15
[patent_title] => 'Composite metal column for mounting semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/732666
[patent_app_country] => US
[patent_app_date] => 2003-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4584
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0135/20040135251.pdf
[firstpage_image] =>[orig_patent_app_number] => 10732666
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/732666 | Composite metal column for mounting semiconductor device | Dec 7, 2003 | Issued |
Array
(
[id] => 559161
[patent_doc_number] => 07161172
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-01-09
[patent_title] => 'Electroluminescent iridium compounds with fluorinated phenylpyridines, phenylpyrimidines, and phenylquinolines and devices made with such compounds'
[patent_app_type] => utility
[patent_app_number] => 10/720954
[patent_app_country] => US
[patent_app_date] => 2003-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 9864
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 9
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/161/07161172.pdf
[firstpage_image] =>[orig_patent_app_number] => 10720954
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/720954 | Electroluminescent iridium compounds with fluorinated phenylpyridines, phenylpyrimidines, and phenylquinolines and devices made with such compounds | Nov 23, 2003 | Issued |
Array
(
[id] => 7428840
[patent_doc_number] => 20040209394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-21
[patent_title] => 'Polymer transistor arrangement, integrated circuit arrangement and method for producing a polymer transistor arrangement'
[patent_app_type] => new
[patent_app_number] => 10/714536
[patent_app_country] => US
[patent_app_date] => 2003-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6039
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0209/20040209394.pdf
[firstpage_image] =>[orig_patent_app_number] => 10714536
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/714536 | Polymer transistor arrangement, integrated circuit arrangement and method for producing a polymer transistor arrangement | Nov 12, 2003 | Issued |
Array
(
[id] => 7466070
[patent_doc_number] => 20040095970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-20
[patent_title] => 'Optical device, laser beam source, laser apparatus and method of producing optical device'
[patent_app_type] => new
[patent_app_number] => 10/712086
[patent_app_country] => US
[patent_app_date] => 2003-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 18024
[patent_no_of_claims] => 75
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20040095970.pdf
[firstpage_image] =>[orig_patent_app_number] => 10712086
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/712086 | Optical device, laser beam source, laser apparatus and method of producing optical device | Nov 12, 2003 | Issued |
Array
(
[id] => 895168
[patent_doc_number] => 07341946
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-11
[patent_title] => 'Methods for the electrochemical deposition of copper onto a barrier layer of a work piece'
[patent_app_type] => utility
[patent_app_number] => 10/705579
[patent_app_country] => US
[patent_app_date] => 2003-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 4553
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/341/07341946.pdf
[firstpage_image] =>[orig_patent_app_number] => 10705579
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/705579 | Methods for the electrochemical deposition of copper onto a barrier layer of a work piece | Nov 9, 2003 | Issued |
Array
(
[id] => 7465370
[patent_doc_number] => 20040053472
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-03-18
[patent_title] => 'Method for film formation of gate insulator, apparatus for film formation of gate insulator, and cluster tool'
[patent_app_type] => new
[patent_app_number] => 10/380696
[patent_app_country] => US
[patent_app_date] => 2003-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9446
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0053/20040053472.pdf
[firstpage_image] =>[orig_patent_app_number] => 10380696
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/380696 | Method for film formation of gate insulator, apparatus for film formation of gate insulator, and cluster tool | Oct 13, 2003 | Abandoned |
Array
(
[id] => 5868949
[patent_doc_number] => 20060163566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-27
[patent_title] => 'Method for forming semiconductor film and use of semiconductor film'
[patent_app_type] => utility
[patent_app_number] => 10/530475
[patent_app_country] => US
[patent_app_date] => 2003-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7505
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0163/20060163566.pdf
[firstpage_image] =>[orig_patent_app_number] => 10530475
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/530475 | Method for forming semiconductor film and use of semiconductor film | Oct 9, 2003 | Issued |
Array
(
[id] => 472517
[patent_doc_number] => 07229913
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-06-12
[patent_title] => 'Stitched micro-via to enhance adhesion and mechanical strength'
[patent_app_type] => utility
[patent_app_number] => 10/670975
[patent_app_country] => US
[patent_app_date] => 2003-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 3851
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/229/07229913.pdf
[firstpage_image] =>[orig_patent_app_number] => 10670975
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/670975 | Stitched micro-via to enhance adhesion and mechanical strength | Sep 24, 2003 | Issued |
Array
(
[id] => 7186657
[patent_doc_number] => 20040084150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-05-06
[patent_title] => 'Photoresist implant crust removal'
[patent_app_type] => new
[patent_app_number] => 10/665267
[patent_app_country] => US
[patent_app_date] => 2003-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6511
[patent_no_of_claims] => 80
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20040084150.pdf
[firstpage_image] =>[orig_patent_app_number] => 10665267
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/665267 | Photoresist implant crust removal | Sep 16, 2003 | Abandoned |
Array
(
[id] => 7212967
[patent_doc_number] => 20050054210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-10
[patent_title] => 'Multiple exposure method for forming patterned photoresist layer'
[patent_app_type] => utility
[patent_app_number] => 10/656986
[patent_app_country] => US
[patent_app_date] => 2003-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1939
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20050054210.pdf
[firstpage_image] =>[orig_patent_app_number] => 10656986
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/656986 | Multiple exposure method for forming patterned photoresist layer | Sep 3, 2003 | Abandoned |