
Connie C. Yoha
Examiner (ID: 727, Phone: (571)272-1799 , Office: P/2825 )
| Most Active Art Unit | 2825 |
| Art Unit(s) | 2825, 2827, 2818 |
| Total Applications | 1358 |
| Issued Applications | 1261 |
| Pending Applications | 46 |
| Abandoned Applications | 62 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20161155
[patent_doc_number] => 12387788
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-12
[patent_title] => Compression of analog content addressable memory
[patent_app_type] => utility
[patent_app_number] => 18/469457
[patent_app_country] => US
[patent_app_date] => 2023-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 3400
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18469457
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/469457 | Compression of analog content addressable memory | Sep 17, 2023 | Issued |
Array
(
[id] => 20113128
[patent_doc_number] => 12363883
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Memory device using semiconductor element
[patent_app_type] => utility
[patent_app_number] => 18/461940
[patent_app_country] => US
[patent_app_date] => 2023-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 2400
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 321
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18461940
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/461940 | Memory device using semiconductor element | Sep 5, 2023 | Issued |
Array
(
[id] => 18833567
[patent_doc_number] => 20230402094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-14
[patent_title] => RAMP-BASED BIASING IN A MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/457188
[patent_app_country] => US
[patent_app_date] => 2023-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18457188
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/457188 | RAMP-BASED BIASING IN A MEMORY DEVICE | Aug 27, 2023 | Pending |
Array
(
[id] => 19483716
[patent_doc_number] => 20240331758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => MEMORY MODULE, MEMORY DEVICE AND MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/451112
[patent_app_country] => US
[patent_app_date] => 2023-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8088
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18451112
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/451112 | MEMORY MODULE, MEMORY DEVICE AND MEMORY SYSTEM | Aug 16, 2023 | Pending |
Array
(
[id] => 18812201
[patent_doc_number] => 20230386538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => REDUCING CAPACITIVE LOADING OF MEMORY SYSTEM BASED ON SWITCHES
[patent_app_type] => utility
[patent_app_number] => 18/446999
[patent_app_country] => US
[patent_app_date] => 2023-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7896
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18446999
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/446999 | REDUCING CAPACITIVE LOADING OF MEMORY SYSTEM BASED ON SWITCHES | Aug 8, 2023 | Pending |
Array
(
[id] => 18905770
[patent_doc_number] => 20240021255
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-18
[patent_title] => NONVOLATILE MEMORY DEVICE AND METHOD OF DETECTING DEFECTIVE MEMORY CELL BLOCK OF NONVOLATILE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/356522
[patent_app_country] => US
[patent_app_date] => 2023-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12861
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18356522
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/356522 | Nonvolatile memory device and method of detecting defective memory cell block of nonvolatile memory device | Jul 20, 2023 | Issued |
Array
(
[id] => 18898355
[patent_doc_number] => 20240013840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => CONFIGURATION OF A MEMORY DEVICE FOR PROGRAMMING MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 18/357036
[patent_app_country] => US
[patent_app_date] => 2023-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18357036
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/357036 | Configuration of a memory device for programming memory cells | Jul 20, 2023 | Issued |
Array
(
[id] => 19900036
[patent_doc_number] => 12277968
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-15
[patent_title] => In-memory computation device
[patent_app_type] => utility
[patent_app_number] => 18/330369
[patent_app_country] => US
[patent_app_date] => 2023-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 0
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18330369
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/330369 | In-memory computation device | Jun 6, 2023 | Issued |
Array
(
[id] => 18696105
[patent_doc_number] => 20230326536
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE PROGRAMMING WITH REDUCED DISTURBANCE
[patent_app_type] => utility
[patent_app_number] => 18/203980
[patent_app_country] => US
[patent_app_date] => 2023-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13450
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18203980
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/203980 | Three-dimensional memory device programming with reduced disturbance | May 30, 2023 | Issued |
Array
(
[id] => 19604437
[patent_doc_number] => 20240395317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => WORD LINE BOOSTER CELL AND MEMORY ARRAY
[patent_app_type] => utility
[patent_app_number] => 18/322703
[patent_app_country] => US
[patent_app_date] => 2023-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7234
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18322703
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/322703 | Word line booster cell and memory array | May 23, 2023 | Issued |
Array
(
[id] => 18570216
[patent_doc_number] => 20230260553
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => MEMORY CARD INCLUDING INTERCONNECTION TERMINALS
[patent_app_type] => utility
[patent_app_number] => 18/306983
[patent_app_country] => US
[patent_app_date] => 2023-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5849
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18306983
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/306983 | MEMORY CARD INCLUDING INTERCONNECTION TERMINALS | Apr 24, 2023 | Pending |
Array
(
[id] => 18555016
[patent_doc_number] => 20230253032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => IN-MEMORY COMPUTATION DEVICE AND IN-MEMORY COMPUTATION METHOD TO PERFORM MULTIPLICATION OPERATION IN MEMORY CELL ARRAY ACCORDING TO BIT ORDERS
[patent_app_type] => utility
[patent_app_number] => 18/303194
[patent_app_country] => US
[patent_app_date] => 2023-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6380
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18303194
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/303194 | In-memory computation device and in-memory computation method to perform multiplication operation in memory cell array according to bit orders | Apr 18, 2023 | Issued |
Array
(
[id] => 19037831
[patent_doc_number] => 20240087646
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => MEMORY CELL
[patent_app_type] => utility
[patent_app_number] => 18/167437
[patent_app_country] => US
[patent_app_date] => 2023-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12861
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18167437
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/167437 | Memory cell | Feb 9, 2023 | Issued |
Array
(
[id] => 18322526
[patent_doc_number] => 20230120654
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => VOLTAGE ADJUSTMENT BASED ON PENDING REFRESH OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 18/084135
[patent_app_country] => US
[patent_app_date] => 2022-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12579
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18084135
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/084135 | VOLTAGE ADJUSTMENT BASED ON PENDING REFRESH OPERATIONS | Dec 18, 2022 | Issued |
Array
(
[id] => 18308452
[patent_doc_number] => 20230112352
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => MONITORING AND MITIGATION OF ROW DISTURBANCE IN MEMORY
[patent_app_type] => utility
[patent_app_number] => 18/064819
[patent_app_country] => US
[patent_app_date] => 2022-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7976
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18064819
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/064819 | MONITORING AND MITIGATION OF ROW DISTURBANCE IN MEMORY | Dec 11, 2022 | Pending |
Array
(
[id] => 18268237
[patent_doc_number] => 20230089479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => POWER MANAGEMENT ACROSS MULTIPLE PACKAGES OF MEMORY DIES
[patent_app_type] => utility
[patent_app_number] => 17/993194
[patent_app_country] => US
[patent_app_date] => 2022-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17993194
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/993194 | POWER MANAGEMENT ACROSS MULTIPLE PACKAGES OF MEMORY DIES | Nov 22, 2022 | Issued |
Array
(
[id] => 18820780
[patent_doc_number] => 20230395121
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => ROW HAMMER REFRESH OPERATION
[patent_app_type] => utility
[patent_app_number] => 17/959664
[patent_app_country] => US
[patent_app_date] => 2022-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7404
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17959664
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/959664 | Row hammer refresh operation | Oct 3, 2022 | Issued |
Array
(
[id] => 18144599
[patent_doc_number] => 20230018451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => ENCODERS, DECODERS, AND SEMICONDUCTOR MEMORY DEVICES INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/954860
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7309
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17954860
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/954860 | Encoders, decoders, and semiconductor memory devices including the same | Sep 27, 2022 | Issued |
Array
(
[id] => 18143975
[patent_doc_number] => 20230017826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SEMICONDUCTOR MEMORY, REFRESH METHOD AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/953405
[patent_app_country] => US
[patent_app_date] => 2022-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9753
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17953405
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/953405 | SEMICONDUCTOR MEMORY, REFRESH METHOD AND ELECTRONIC DEVICE | Sep 26, 2022 | Pending |
Array
(
[id] => 19765695
[patent_doc_number] => 12223993
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => Content addressable memory based on selfrectifying ferroelectric tunnel junction element
[patent_app_type] => utility
[patent_app_number] => 17/933093
[patent_app_country] => US
[patent_app_date] => 2022-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 7836
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17933093
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/933093 | Content addressable memory based on selfrectifying ferroelectric tunnel junction element | Sep 16, 2022 | Issued |