
Cory W. Eskridge
Examiner (ID: 14658, Phone: (571)272-0543 , Office: P/2898 )
| Most Active Art Unit | 3624 |
| Art Unit(s) | 2898, 3624 |
| Total Applications | 814 |
| Issued Applications | 585 |
| Pending Applications | 77 |
| Abandoned Applications | 174 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18439987
[patent_doc_number] => 20230187282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-15
[patent_title] => DUAL SILICIDE PROCESS USING RUTHENIUM SILICIDE
[patent_app_type] => utility
[patent_app_number] => 17/551381
[patent_app_country] => US
[patent_app_date] => 2021-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9324
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17551381
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/551381 | Dual silicide process using ruthenium silicide | Dec 14, 2021 | Issued |
Array
(
[id] => 17854122
[patent_doc_number] => 20220284164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => SEMICONDUCTOR DEVICE LAYOUT
[patent_app_type] => utility
[patent_app_number] => 17/538028
[patent_app_country] => US
[patent_app_date] => 2021-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9636
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17538028
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/538028 | SEMICONDUCTOR DEVICE LAYOUT | Nov 29, 2021 | Pending |
Array
(
[id] => 18729419
[patent_doc_number] => 20230343715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => ELECTRICAL CONTACT ARRANGEMENT, POWER SEMICONDUCTOR MODULE, METHOD FOR MANUFACTURING AN ELECTRICAL CONTACT ARRANGEMENT AND METHOD FOR MANUFACTURING A POWER SEMICONDUCTOR MODULE
[patent_app_type] => utility
[patent_app_number] => 18/026953
[patent_app_country] => US
[patent_app_date] => 2021-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8319
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18026953
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/026953 | Electrical contact arrangement, power semiconductor module, method for manufacturing an electrical contact arrangement and method for manufacturing a power semiconductor module | Nov 22, 2021 | Issued |
Array
(
[id] => 17676696
[patent_doc_number] => 20220189863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-16
[patent_title] => REDISTRIBUTION LAYER STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/531777
[patent_app_country] => US
[patent_app_date] => 2021-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8843
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17531777
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/531777 | Redistribution layer structure | Nov 20, 2021 | Issued |
Array
(
[id] => 17692215
[patent_doc_number] => 20220199508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => ELECTRONIC DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/529279
[patent_app_country] => US
[patent_app_date] => 2021-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8895
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17529279
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/529279 | ELECTRONIC DEVICE AND MANUFACTURING METHOD THEREOF | Nov 17, 2021 | Pending |
Array
(
[id] => 17626369
[patent_doc_number] => 20220161384
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => WAFER PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/453025
[patent_app_country] => US
[patent_app_date] => 2021-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4100
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17453025
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/453025 | Wafer processing method | Oct 31, 2021 | Issued |
Array
(
[id] => 18671986
[patent_doc_number] => 11778919
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Magnetoresistive stack/structure and method of manufacturing same
[patent_app_type] => utility
[patent_app_number] => 17/510818
[patent_app_country] => US
[patent_app_date] => 2021-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 80
[patent_figures_cnt] => 82
[patent_no_of_words] => 12799
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17510818
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/510818 | Magnetoresistive stack/structure and method of manufacturing same | Oct 25, 2021 | Issued |
Array
(
[id] => 18333938
[patent_doc_number] => 20230125886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-27
[patent_title] => CONTACT-OVER-ACTIVE-GATE TRANSISTOR STRUCTURES WITH CONTACTS LANDED ON ENLARGED GATE PORTIONS
[patent_app_type] => utility
[patent_app_number] => 17/506992
[patent_app_country] => US
[patent_app_date] => 2021-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3644
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17506992
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/506992 | Contact-over-active-gate transistor structures with contacts landed on enlarged gate portions | Oct 20, 2021 | Issued |
Array
(
[id] => 18321982
[patent_doc_number] => 20230120110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => CONVERTIBLE INTERCONNECT BARRIER
[patent_app_type] => utility
[patent_app_number] => 17/451218
[patent_app_country] => US
[patent_app_date] => 2021-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9183
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17451218
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/451218 | CONVERTIBLE INTERCONNECT BARRIER | Oct 17, 2021 | Pending |
Array
(
[id] => 18767087
[patent_doc_number] => 11817501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Three-dimensional, monolithically stacked field effect transistors formed on the front and backside of a wafer
[patent_app_type] => utility
[patent_app_number] => 17/481647
[patent_app_country] => US
[patent_app_date] => 2021-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 5935
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17481647
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/481647 | Three-dimensional, monolithically stacked field effect transistors formed on the front and backside of a wafer | Sep 21, 2021 | Issued |
Array
(
[id] => 17692520
[patent_doc_number] => 20220199813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => HIGH ELECTRON MOBILITY TRANSISTOR DEVICE HAVING AN ALUMINUM-DOPED BUFFER LAYER
[patent_app_type] => utility
[patent_app_number] => 17/477657
[patent_app_country] => US
[patent_app_date] => 2021-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3258
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17477657
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/477657 | High electron mobility transistor device having an aluminum-doped buffer layer | Sep 16, 2021 | Issued |
Array
(
[id] => 17486230
[patent_doc_number] => 20220093734
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-24
[patent_title] => METHOD FOR FORMING A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/476747
[patent_app_country] => US
[patent_app_date] => 2021-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8552
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17476747
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/476747 | Method for forming a semiconductor device | Sep 15, 2021 | Issued |
Array
(
[id] => 18774349
[patent_doc_number] => 20230369180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => WIRING SUBSTRATE AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/029284
[patent_app_country] => US
[patent_app_date] => 2021-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7287
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18029284
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/029284 | WIRING SUBSTRATE AND ELECTRONIC DEVICE | Sep 12, 2021 | Abandoned |
Array
(
[id] => 17833856
[patent_doc_number] => 20220271160
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-25
[patent_title] => ACTIVE ANTENNA DEVICE BASED ON SILICON RING FIELD EFFECT TRANSISTOR ARRAY
[patent_app_type] => utility
[patent_app_number] => 17/636666
[patent_app_country] => US
[patent_app_date] => 2021-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6040
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17636666
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/636666 | Active antenna device based on silicon ring field effect transistor array | Sep 6, 2021 | Issued |
Array
(
[id] => 19323285
[patent_doc_number] => 20240244833
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => DYNAMIC RANDOM ACCESS MEMORY AND FORMING METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 18/552837
[patent_app_country] => US
[patent_app_date] => 2021-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6364
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18552837
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/552837 | DYNAMIC RANDOM ACCESS MEMORY AND FORMING METHOD THEREFOR | Sep 1, 2021 | Pending |
Array
(
[id] => 19460223
[patent_doc_number] => 12100733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Semiconductor device with leakage current guide path and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/465309
[patent_app_country] => US
[patent_app_date] => 2021-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 8967
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17465309
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/465309 | Semiconductor device with leakage current guide path and method for fabricating the same | Sep 1, 2021 | Issued |
Array
(
[id] => 17644401
[patent_doc_number] => 20220172140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => SERVER DEVICE FOR COLLECTION AND DELIVERY SYSTEMS AND COLLECTION AND DELIVERY CONTROL METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/464363
[patent_app_country] => US
[patent_app_date] => 2021-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7063
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17464363
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/464363 | SERVER DEVICE FOR COLLECTION AND DELIVERY SYSTEMS AND COLLECTION AND DELIVERY CONTROL METHOD THEREOF | Aug 31, 2021 | Abandoned |
Array
(
[id] => 17886832
[patent_doc_number] => 20220302310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/462026
[patent_app_country] => US
[patent_app_date] => 2021-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9315
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17462026
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/462026 | Semiconductor device | Aug 30, 2021 | Issued |
Array
(
[id] => 18874697
[patent_doc_number] => 11862519
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Integrated circuit device with epitaxial features having adjusted profile and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/460659
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 66
[patent_no_of_words] => 10784
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17460659
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/460659 | Integrated circuit device with epitaxial features having adjusted profile and method for manufacturing the same | Aug 29, 2021 | Issued |
Array
(
[id] => 17295336
[patent_doc_number] => 20210391175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/459610
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4294
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17459610
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/459610 | Method of manufacturing semiconductor device | Aug 26, 2021 | Issued |