| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2901718
[patent_doc_number] => 05177580
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-01-05
[patent_title] => 'Implant guarded mesa having improved detector uniformity'
[patent_app_type] => 1
[patent_app_number] => 7/643401
[patent_app_country] => US
[patent_app_date] => 1991-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 3553
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/177/05177580.pdf
[firstpage_image] =>[orig_patent_app_number] => 643401
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/643401 | Implant guarded mesa having improved detector uniformity | Jan 21, 1991 | Issued |
Array
(
[id] => 2689271
[patent_doc_number] => 05045900
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-09-03
[patent_title] => 'Semiconductor device having a vertical power MOSFET fabricated in an isolated form on a semiconductor substrate'
[patent_app_type] => 1
[patent_app_number] => 7/643105
[patent_app_country] => US
[patent_app_date] => 1991-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4271
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/045/05045900.pdf
[firstpage_image] =>[orig_patent_app_number] => 643105
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/643105 | Semiconductor device having a vertical power MOSFET fabricated in an isolated form on a semiconductor substrate | Jan 21, 1991 | Issued |
Array
(
[id] => 2782519
[patent_doc_number] => 05132762
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-07-21
[patent_title] => 'Solid state image sensing device and method of manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 7/633943
[patent_app_country] => US
[patent_app_date] => 1990-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 4090
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/132/05132762.pdf
[firstpage_image] =>[orig_patent_app_number] => 633943
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/633943 | Solid state image sensing device and method of manufacturing the same | Dec 25, 1990 | Issued |
Array
(
[id] => 2781245
[patent_doc_number] => 05075754
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-12-24
[patent_title] => 'Semiconductor device having improved withstanding voltage characteristics'
[patent_app_type] => 1
[patent_app_number] => 7/622146
[patent_app_country] => US
[patent_app_date] => 1990-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2578
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/075/05075754.pdf
[firstpage_image] =>[orig_patent_app_number] => 622146
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/622146 | Semiconductor device having improved withstanding voltage characteristics | Dec 3, 1990 | Issued |
| 07/622355 | DYNAMIC RANDOM ACCESS MEMORY DEVICE HAVING IMPROVED CONTACT HOLE STRUCTURES | Dec 2, 1990 | Abandoned |
Array
(
[id] => 2967731
[patent_doc_number] => 05264728
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-23
[patent_title] => 'Line material, electronic device using the line material and liquid crystal display'
[patent_app_type] => 1
[patent_app_number] => 7/620209
[patent_app_country] => US
[patent_app_date] => 1990-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 6173
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/264/05264728.pdf
[firstpage_image] =>[orig_patent_app_number] => 620209
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/620209 | Line material, electronic device using the line material and liquid crystal display | Nov 29, 1990 | Issued |
Array
(
[id] => 2797122
[patent_doc_number] => 05136344
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-08-04
[patent_title] => 'High energy ion implanted silicon on insulator structure'
[patent_app_type] => 1
[patent_app_number] => 7/618009
[patent_app_country] => US
[patent_app_date] => 1990-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3340
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/136/05136344.pdf
[firstpage_image] =>[orig_patent_app_number] => 618009
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/618009 | High energy ion implanted silicon on insulator structure | Nov 25, 1990 | Issued |
| 07/617175 | COMPOUND SEMICONDUCTOR DEVICE | Nov 22, 1990 | Abandoned |
| 07/616359 | LIQUID CRYSTAL ELECTRO-OPTICAL DEVICE AND MANUFACTURING METHOD FOR THE SAME | Nov 20, 1990 | Abandoned |
Array
(
[id] => 2731612
[patent_doc_number] => 05057890
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-15
[patent_title] => 'Hall element'
[patent_app_type] => 1
[patent_app_number] => 7/613936
[patent_app_country] => US
[patent_app_date] => 1990-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 53
[patent_no_of_words] => 4222
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/057/05057890.pdf
[firstpage_image] =>[orig_patent_app_number] => 613936
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/613936 | Hall element | Nov 8, 1990 | Issued |
| 07/609623 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE INCLUDING BIPOLAR TRANSISTORS, MOS FETS AND CCD | Nov 5, 1990 | Abandoned |
Array
(
[id] => 2687305
[patent_doc_number] => 05067001
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-11-19
[patent_title] => 'Structure and method for manufacturing a series read only memory with spacer film'
[patent_app_type] => 1
[patent_app_number] => 7/607760
[patent_app_country] => US
[patent_app_date] => 1990-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 2439
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/067/05067001.pdf
[firstpage_image] =>[orig_patent_app_number] => 607760
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/607760 | Structure and method for manufacturing a series read only memory with spacer film | Oct 29, 1990 | Issued |
Array
(
[id] => 2722431
[patent_doc_number] => 05053847
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-10-01
[patent_title] => 'Semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/600172
[patent_app_country] => US
[patent_app_date] => 1990-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2538
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/053/05053847.pdf
[firstpage_image] =>[orig_patent_app_number] => 600172
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/600172 | Semiconductor device | Oct 18, 1990 | Issued |
| 07/596951 | METHOD AND APPARATUS FOR MAKING HIGHLY ACCURATE POTENTIAL WELL ADJUSTMENTS IN CCD'S | Oct 14, 1990 | Abandoned |
Array
(
[id] => 2797213
[patent_doc_number] => 05136349
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-08-04
[patent_title] => 'Closed cell transistor with built-in voltage clamp'
[patent_app_type] => 1
[patent_app_number] => 7/597118
[patent_app_country] => US
[patent_app_date] => 1990-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 5816
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/136/05136349.pdf
[firstpage_image] =>[orig_patent_app_number] => 597118
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/597118 | Closed cell transistor with built-in voltage clamp | Oct 11, 1990 | Issued |
Array
(
[id] => 2780939
[patent_doc_number] => 05075737
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-12-24
[patent_title] => 'Thin film semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/596750
[patent_app_country] => US
[patent_app_date] => 1990-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 2973
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/075/05075737.pdf
[firstpage_image] =>[orig_patent_app_number] => 596750
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/596750 | Thin film semiconductor device | Oct 9, 1990 | Issued |
Array
(
[id] => 2861031
[patent_doc_number] => 05126826
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-30
[patent_title] => 'Light-emitting or receiving device and method for preparing the same'
[patent_app_type] => 1
[patent_app_number] => 7/588835
[patent_app_country] => US
[patent_app_date] => 1990-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 5415
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/126/05126826.pdf
[firstpage_image] =>[orig_patent_app_number] => 588835
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/588835 | Light-emitting or receiving device and method for preparing the same | Sep 26, 1990 | Issued |
| 07/576065 | SEMICONDUCTOR DEVICE | Aug 30, 1990 | Abandoned |
Array
(
[id] => 2713258
[patent_doc_number] => 05068696
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-11-26
[patent_title] => 'Programmable interconnect or cell using silicided MOS transistors'
[patent_app_type] => 1
[patent_app_number] => 7/574981
[patent_app_country] => US
[patent_app_date] => 1990-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2782
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/068/05068696.pdf
[firstpage_image] =>[orig_patent_app_number] => 574981
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/574981 | Programmable interconnect or cell using silicided MOS transistors | Aug 28, 1990 | Issued |
Array
(
[id] => 2740162
[patent_doc_number] => 05040032
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-08-13
[patent_title] => 'Semiconductor superlattice heterostructures on non-planar substrates'
[patent_app_type] => 1
[patent_app_number] => 7/574271
[patent_app_country] => US
[patent_app_date] => 1990-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5843
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/040/05040032.pdf
[firstpage_image] =>[orig_patent_app_number] => 574271
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/574271 | Semiconductor superlattice heterostructures on non-planar substrates | Aug 27, 1990 | Issued |