
Craig Thompson
Examiner (ID: 2411)
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2811, 2812, 2813, 3999 |
| Total Applications | 616 |
| Issued Applications | 589 |
| Pending Applications | 10 |
| Abandoned Applications | 17 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1594222
[patent_doc_number] => 06383832
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-07
[patent_title] => 'Pressure responsive device and method of manufacturing semiconductor substrate for use in pressure responsive device'
[patent_app_type] => B1
[patent_app_number] => 09/956805
[patent_app_country] => US
[patent_app_date] => 2001-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4144
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/383/06383832.pdf
[firstpage_image] =>[orig_patent_app_number] => 09956805
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/956805 | Pressure responsive device and method of manufacturing semiconductor substrate for use in pressure responsive device | Sep 20, 2001 | Issued |
Array
(
[id] => 1466882
[patent_doc_number] => 06458612
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-01
[patent_title] => 'Method of fabricating high efficiency light-emitting diode with a transparent substrate'
[patent_app_type] => B1
[patent_app_number] => 09/955168
[patent_app_country] => US
[patent_app_date] => 2001-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2210
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/458/06458612.pdf
[firstpage_image] =>[orig_patent_app_number] => 09955168
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/955168 | Method of fabricating high efficiency light-emitting diode with a transparent substrate | Sep 18, 2001 | Issued |
Array
(
[id] => 1574520
[patent_doc_number] => 06468821
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-10-22
[patent_title] => 'Method for fabricating semiconductor light-emitting unit'
[patent_app_type] => B2
[patent_app_number] => 09/947405
[patent_app_country] => US
[patent_app_date] => 2001-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 29
[patent_no_of_words] => 11376
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/468/06468821.pdf
[firstpage_image] =>[orig_patent_app_number] => 09947405
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/947405 | Method for fabricating semiconductor light-emitting unit | Sep 6, 2001 | Issued |
Array
(
[id] => 6348811
[patent_doc_number] => 20020056860
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-16
[patent_title] => 'Image sensor and method of manufacturing same'
[patent_app_type] => new
[patent_app_number] => 09/946716
[patent_app_country] => US
[patent_app_date] => 2001-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4884
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0056/20020056860.pdf
[firstpage_image] =>[orig_patent_app_number] => 09946716
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/946716 | Image sensor and method of manufacturing same | Sep 4, 2001 | Issued |
Array
(
[id] => 1542372
[patent_doc_number] => 06372524
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-16
[patent_title] => 'Method for CMP endpoint detection'
[patent_app_type] => B1
[patent_app_number] => 09/946895
[patent_app_country] => US
[patent_app_date] => 2001-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 11
[patent_no_of_words] => 4348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/372/06372524.pdf
[firstpage_image] =>[orig_patent_app_number] => 09946895
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/946895 | Method for CMP endpoint detection | Sep 4, 2001 | Issued |
Array
(
[id] => 5922003
[patent_doc_number] => 20020115252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-22
[patent_title] => 'Dielectric interface films and methods therefor'
[patent_app_type] => new
[patent_app_number] => 09/945463
[patent_app_country] => US
[patent_app_date] => 2001-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9155
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0115/20020115252.pdf
[firstpage_image] =>[orig_patent_app_number] => 09945463
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/945463 | Methods for making a dielectric stack in an integrated circuit | Aug 30, 2001 | Issued |
Array
(
[id] => 1500529
[patent_doc_number] => 06486077
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-11-26
[patent_title] => 'Silicon nitride film, semiconductor device, and method for fabricating semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 09/942949
[patent_app_country] => US
[patent_app_date] => 2001-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 5470
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/486/06486077.pdf
[firstpage_image] =>[orig_patent_app_number] => 09942949
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/942949 | Silicon nitride film, semiconductor device, and method for fabricating semiconductor device | Aug 30, 2001 | Issued |
Array
(
[id] => 1500149
[patent_doc_number] => 06485989
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-26
[patent_title] => 'MRAM sense layer isolation'
[patent_app_type] => B1
[patent_app_number] => 09/944956
[patent_app_country] => US
[patent_app_date] => 2001-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3119
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/485/06485989.pdf
[firstpage_image] =>[orig_patent_app_number] => 09944956
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/944956 | MRAM sense layer isolation | Aug 29, 2001 | Issued |
Array
(
[id] => 6778863
[patent_doc_number] => 20030049944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-03-13
[patent_title] => 'METHODS OF TREATING DIELECTRIC MATERIALS WITH OXYGEN, AND METHODS OF FORMING CAPACITOR CONSTRUCTIONS'
[patent_app_type] => new
[patent_app_number] => 09/945308
[patent_app_country] => US
[patent_app_date] => 2001-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3482
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20030049944.pdf
[firstpage_image] =>[orig_patent_app_number] => 09945308
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/945308 | Methods of treating dielectric materials with oxygen, and methods of forming capacitor constructions | Aug 29, 2001 | Issued |
Array
(
[id] => 1175387
[patent_doc_number] => 06746952
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-08
[patent_title] => 'Diffusion barrier layer for semiconductor wafer fabrication'
[patent_app_type] => B2
[patent_app_number] => 09/942108
[patent_app_country] => US
[patent_app_date] => 2001-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3832
[patent_no_of_claims] => 78
[patent_no_of_ind_claims] => 18
[patent_words_short_claim] => 26
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/746/06746952.pdf
[firstpage_image] =>[orig_patent_app_number] => 09942108
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/942108 | Diffusion barrier layer for semiconductor wafer fabrication | Aug 28, 2001 | Issued |
Array
(
[id] => 7639840
[patent_doc_number] => 06396076
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-28
[patent_title] => 'Test structures for substrate etching'
[patent_app_type] => B1
[patent_app_number] => 09/934788
[patent_app_country] => US
[patent_app_date] => 2001-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2236
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 6
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/396/06396076.pdf
[firstpage_image] =>[orig_patent_app_number] => 09934788
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/934788 | Test structures for substrate etching | Aug 20, 2001 | Issued |
Array
(
[id] => 1594790
[patent_doc_number] => 06383956
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-05-07
[patent_title] => 'Method of forming thermally induced reflectivity switch for laser thermal processing'
[patent_app_type] => B2
[patent_app_number] => 09/933795
[patent_app_country] => US
[patent_app_date] => 2001-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4405
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/383/06383956.pdf
[firstpage_image] =>[orig_patent_app_number] => 09933795
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/933795 | Method of forming thermally induced reflectivity switch for laser thermal processing | Aug 19, 2001 | Issued |
Array
(
[id] => 6209166
[patent_doc_number] => 20020072130
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-13
[patent_title] => 'Process for producing semiconductor article using graded expital growth'
[patent_app_type] => new
[patent_app_number] => 09/928126
[patent_app_country] => US
[patent_app_date] => 2001-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4122
[patent_no_of_claims] => 55
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0072/20020072130.pdf
[firstpage_image] =>[orig_patent_app_number] => 09928126
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/928126 | Process for producing semiconductor article using graded epitaxial growth | Aug 9, 2001 | Issued |
Array
(
[id] => 1418638
[patent_doc_number] => 06514869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-02-04
[patent_title] => 'Method for use in manufacturing a semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 09/924538
[patent_app_country] => US
[patent_app_date] => 2001-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3435
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/514/06514869.pdf
[firstpage_image] =>[orig_patent_app_number] => 09924538
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/924538 | Method for use in manufacturing a semiconductor device | Aug 8, 2001 | Issued |
Array
(
[id] => 1175399
[patent_doc_number] => 06746953
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-08
[patent_title] => 'Method of forming backside bus vias'
[patent_app_type] => B2
[patent_app_number] => 09/925765
[patent_app_country] => US
[patent_app_date] => 2001-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 4180
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/746/06746953.pdf
[firstpage_image] =>[orig_patent_app_number] => 09925765
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/925765 | Method of forming backside bus vias | Aug 8, 2001 | Issued |
Array
(
[id] => 6713858
[patent_doc_number] => 20030025206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-06
[patent_title] => 'Boron-doped titanium nitride layer for high aspect ratio semiconductor devices'
[patent_app_type] => new
[patent_app_number] => 09/918919
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5165
[patent_no_of_claims] => 169
[patent_no_of_ind_claims] => 41
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20030025206.pdf
[firstpage_image] =>[orig_patent_app_number] => 09918919
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/918919 | Titanium boronitride layer for high aspect ratio semiconductor devices | Jul 30, 2001 | Issued |
Array
(
[id] => 1550154
[patent_doc_number] => 06399401
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-04
[patent_title] => 'Test structures for electrical linewidth measurement and processes for their formation'
[patent_app_type] => B1
[patent_app_number] => 09/912186
[patent_app_country] => US
[patent_app_date] => 2001-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3084
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/399/06399401.pdf
[firstpage_image] =>[orig_patent_app_number] => 09912186
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/912186 | Test structures for electrical linewidth measurement and processes for their formation | Jul 23, 2001 | Issued |
Array
(
[id] => 1466859
[patent_doc_number] => 06458602
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-01
[patent_title] => 'Method for fabricating semiconductor integrated circuit device'
[patent_app_type] => B1
[patent_app_number] => 09/889855
[patent_app_country] => US
[patent_app_date] => 2001-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5902
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/458/06458602.pdf
[firstpage_image] =>[orig_patent_app_number] => 09889855
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/889855 | Method for fabricating semiconductor integrated circuit device | Jul 22, 2001 | Issued |
Array
(
[id] => 1439983
[patent_doc_number] => 06495392
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-17
[patent_title] => 'Process for producing a semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 09/911172
[patent_app_country] => US
[patent_app_date] => 2001-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 20501
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/495/06495392.pdf
[firstpage_image] =>[orig_patent_app_number] => 09911172
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/911172 | Process for producing a semiconductor device | Jul 22, 2001 | Issued |
Array
(
[id] => 6032957
[patent_doc_number] => 20020019065
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-14
[patent_title] => 'Shot averaging for fine pattern alignment with minimal throughput loss'
[patent_app_type] => new
[patent_app_number] => 09/909226
[patent_app_country] => US
[patent_app_date] => 2001-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3718
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20020019065.pdf
[firstpage_image] =>[orig_patent_app_number] => 09909226
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/909226 | Shot averaging for fine pattern alignment with minimal throughput loss | Jul 18, 2001 | Issued |