Craig Thompson

Array ( [id] => 3926112 [patent_doc_number] => 05877064 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-02 [patent_title] => 'Method for marking a wafer' [patent_app_type] => 1 [patent_app_number] => 8/893102 [patent_app_country] => US [patent_app_date] => 1997-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3064 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/877/05877064.pdf [firstpage_image] =>[orig_patent_app_number] => 893102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4050691 [patent_doc_number] => 05943588 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Method of manufacturing and using alignment marks' [patent_app_type] => 1 [patent_app_number] => 8/891300 [patent_app_country] => US [patent_app_date] => 1997-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4051 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/943/05943588.pdf [firstpage_image] =>[orig_patent_app_number] => 891300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3937466 [patent_doc_number] => 05981348 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-09 [patent_title] => 'Method for the manufacture of the extrinsic base of an NPN transistor in a high-frequency bipolar technology' [patent_app_type] => 1 [patent_app_number] => 8/889490 [patent_app_country] => US [patent_app_date] => 1997-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2850 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/981/05981348.pdf [firstpage_image] =>[orig_patent_app_number] => 889490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4069963 [patent_doc_number] => 05933743 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Method of improving alignment signal strength by reducing refraction index at interface of materials in semiconductors' [patent_app_type] => 1 [patent_app_number] => 8/887612 [patent_app_country] => US [patent_app_date] => 1997-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3810 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933743.pdf [firstpage_image] =>[orig_patent_app_number] => 887612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3950176 [patent_doc_number] => 05899701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-04 [patent_title] => 'Method for making silica strain test structures' [patent_app_type] => 1 [patent_app_number] => 8/882056 [patent_app_country] => US [patent_app_date] => 1997-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3142 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/899/05899701.pdf [firstpage_image] =>[orig_patent_app_number] => 882056 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4050678 [patent_doc_number] => 05943587 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-24 [patent_title] => 'Method for making offset alignment marks' [patent_app_type] => 1 [patent_app_number] => 8/882720 [patent_app_country] => US [patent_app_date] => 1997-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4665 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/943/05943587.pdf [firstpage_image] =>[orig_patent_app_number] => 882720 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4057920 [patent_doc_number] => 05909625 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-01 [patent_title] => 'Method for forming layer of hemispherical grains and for fabricating a capacitor of a semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/871842 [patent_app_country] => US [patent_app_date] => 1997-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2034 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/909/05909625.pdf [firstpage_image] =>[orig_patent_app_number] => 871842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4345170 [patent_doc_number] => 06284677 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Method of forming fluorosilicate glass (FSG) layers with moisture-resistant capability' [patent_app_type] => 1 [patent_app_number] => 8/868752 [patent_app_country] => US [patent_app_date] => 1997-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1036 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/284/06284677.pdf [firstpage_image] =>[orig_patent_app_number] => 868752 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4102594 [patent_doc_number] => 06051483 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-18 [patent_title] => 'Formation of ultra-shallow semiconductor junction using microwave annealing' [patent_app_type] => 1 [patent_app_number] => 8/868770 [patent_app_country] => US [patent_app_date] => 1997-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 6 [patent_no_of_words] => 4169 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/051/06051483.pdf [firstpage_image] =>[orig_patent_app_number] => 868770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3911653 [patent_doc_number] => 06001748 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-14 [patent_title] => 'Single crystal of nitride and process for preparing the same' [patent_app_type] => 1 [patent_app_number] => 8/868971 [patent_app_country] => US [patent_app_date] => 1997-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 12263 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/001/06001748.pdf [firstpage_image] =>[orig_patent_app_number] => 868971 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4191258 [patent_doc_number] => 06043140 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-28 [patent_title] => 'Method for growing a nitride compound semiconductor' [patent_app_type] => 1 [patent_app_number] => 8/867964 [patent_app_country] => US [patent_app_date] => 1997-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 3718 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/043/06043140.pdf [firstpage_image] =>[orig_patent_app_number] => 867964 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3938221 [patent_doc_number] => 05872040 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Method for fabricating a thin film capacitor' [patent_app_type] => 1 [patent_app_number] => 8/862994 [patent_app_country] => US [patent_app_date] => 1997-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 5293 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872040.pdf [firstpage_image] =>[orig_patent_app_number] => 862994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3966735 [patent_doc_number] => 05956570 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-21 [patent_title] => 'Method of manufacturing semiconductor substrate and method of manufacturing solid state imaging device' [patent_app_type] => 1 [patent_app_number] => 8/862394 [patent_app_country] => US [patent_app_date] => 1997-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 3463 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/956/05956570.pdf [firstpage_image] =>[orig_patent_app_number] => 862394 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4056946 [patent_doc_number] => 05895229 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-20 [patent_title] => 'Microelectronic package including a polymer encapsulated die, and method for forming same' [patent_app_type] => 1 [patent_app_number] => 8/858756 [patent_app_country] => US [patent_app_date] => 1997-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2985 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/895/05895229.pdf [firstpage_image] =>[orig_patent_app_number] => 858756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3990670 [patent_doc_number] => 05891752 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-06 [patent_title] => 'Method for making charge coupled device with all electrodes of transparent conductor' [patent_app_type] => 1 [patent_app_number] => 8/842456 [patent_app_country] => US [patent_app_date] => 1997-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 17 [patent_no_of_words] => 2428 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/891/05891752.pdf [firstpage_image] =>[orig_patent_app_number] => 842456 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4037635 [patent_doc_number] => 05968209 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-19 [patent_title] => 'Method for manufacturing a solid electrolytic capacitor' [patent_app_type] => 1 [patent_app_number] => 8/844246 [patent_app_country] => US [patent_app_date] => 1997-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3737 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/968/05968209.pdf [firstpage_image] =>[orig_patent_app_number] => 844246 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944934 [patent_doc_number] => 05953581 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Methods for manufacturing group III nitride compound semiconductor laser diodes' [patent_app_type] => 1 [patent_app_number] => 8/840895 [patent_app_country] => US [patent_app_date] => 1997-04-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3447 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953581.pdf [firstpage_image] =>[orig_patent_app_number] => 840895 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3825691 [patent_doc_number] => 05783477 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-21 [patent_title] => 'Method for bonding compounds semiconductor wafers to create an ohmic interface' [patent_app_type] => 1 [patent_app_number] => 8/835948 [patent_app_country] => US [patent_app_date] => 1997-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 4838 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/783/05783477.pdf [firstpage_image] =>[orig_patent_app_number] => 835948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4034564 [patent_doc_number] => 05856217 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-05 [patent_title] => 'Modulation-doped field-effect transistors and fabrication processes' [patent_app_type] => 1 [patent_app_number] => 8/835674 [patent_app_country] => US [patent_app_date] => 1997-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3272 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/856/05856217.pdf [firstpage_image] =>[orig_patent_app_number] => 835674 [rel_patent_id] =>[rel_patent_doc_number] =>)