
Craig Thompson
Examiner (ID: 2411)
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2811, 2812, 2813, 3999 |
| Total Applications | 616 |
| Issued Applications | 589 |
| Pending Applications | 10 |
| Abandoned Applications | 17 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1017913
[patent_doc_number] => 06890807
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-10
[patent_title] => 'Method for making a semiconductor device having a metal gate electrode'
[patent_app_type] => utility
[patent_app_number] => 10/431166
[patent_app_country] => US
[patent_app_date] => 2003-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 3760
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/890/06890807.pdf
[firstpage_image] =>[orig_patent_app_number] => 10431166
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/431166 | Method for making a semiconductor device having a metal gate electrode | May 5, 2003 | Issued |
Array
(
[id] => 1141536
[patent_doc_number] => 06777315
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-17
[patent_title] => 'Method of controlling the resistivity of Gallium Nitride'
[patent_app_type] => B1
[patent_app_number] => 10/427606
[patent_app_country] => US
[patent_app_date] => 2003-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1935
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/777/06777315.pdf
[firstpage_image] =>[orig_patent_app_number] => 10427606
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/427606 | Method of controlling the resistivity of Gallium Nitride | Apr 30, 2003 | Issued |
Array
(
[id] => 1027881
[patent_doc_number] => 06881596
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-04-19
[patent_title] => 'Method for automatically determining the surface quality of a bonding interface between two wafers'
[patent_app_type] => utility
[patent_app_number] => 10/425546
[patent_app_country] => US
[patent_app_date] => 2003-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 4128
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/881/06881596.pdf
[firstpage_image] =>[orig_patent_app_number] => 10425546
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/425546 | Method for automatically determining the surface quality of a bonding interface between two wafers | Apr 28, 2003 | Issued |
Array
(
[id] => 1012628
[patent_doc_number] => 06897099
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-24
[patent_title] => 'Method for fabricating liquid crystal display panel'
[patent_app_type] => utility
[patent_app_number] => 10/422724
[patent_app_country] => US
[patent_app_date] => 2003-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 46
[patent_no_of_words] => 10310
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/897/06897099.pdf
[firstpage_image] =>[orig_patent_app_number] => 10422724
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/422724 | Method for fabricating liquid crystal display panel | Apr 24, 2003 | Issued |
Array
(
[id] => 1163644
[patent_doc_number] => 06759348
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-07-06
[patent_title] => 'Pattern and its forming method of liquid crystal display device'
[patent_app_type] => B1
[patent_app_number] => 10/422745
[patent_app_country] => US
[patent_app_date] => 2003-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 3664
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/759/06759348.pdf
[firstpage_image] =>[orig_patent_app_number] => 10422745
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/422745 | Pattern and its forming method of liquid crystal display device | Apr 24, 2003 | Issued |
Array
(
[id] => 1012625
[patent_doc_number] => 06897096
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-05-24
[patent_title] => 'Method of packaging semiconductor dice employing at least one redistribution layer'
[patent_app_type] => utility
[patent_app_number] => 10/417056
[patent_app_country] => US
[patent_app_date] => 2003-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 6936
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/897/06897096.pdf
[firstpage_image] =>[orig_patent_app_number] => 10417056
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/417056 | Method of packaging semiconductor dice employing at least one redistribution layer | Apr 15, 2003 | Issued |
Array
(
[id] => 6723440
[patent_doc_number] => 20030205752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-06
[patent_title] => 'Semiconductor integrated circuits and fabricating method thereof'
[patent_app_type] => new
[patent_app_number] => 10/411282
[patent_app_country] => US
[patent_app_date] => 2003-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7146
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0205/20030205752.pdf
[firstpage_image] =>[orig_patent_app_number] => 10411282
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/411282 | Semiconductor integrated circuits and fabricating method thereof | Apr 10, 2003 | Issued |
Array
(
[id] => 7365617
[patent_doc_number] => 20040005734
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-08
[patent_title] => 'Dicing method for micro electro mechanical system chip'
[patent_app_type] => new
[patent_app_number] => 10/412465
[patent_app_country] => US
[patent_app_date] => 2003-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1613
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20040005734.pdf
[firstpage_image] =>[orig_patent_app_number] => 10412465
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/412465 | Dicing method for micro electro mechnical system chip | Apr 10, 2003 | Issued |
Array
(
[id] => 6770021
[patent_doc_number] => 20030215961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-20
[patent_title] => 'Self-aligned, trenchless mangetoresitive random-access memory (MRAM) structure with sidewall containment of MRAM structure'
[patent_app_type] => new
[patent_app_number] => 10/409145
[patent_app_country] => US
[patent_app_date] => 2003-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4588
[patent_no_of_claims] => 117
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0215/20030215961.pdf
[firstpage_image] =>[orig_patent_app_number] => 10409145
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/409145 | Self-aligned, trenchless mangetoresitive random-access memory (MRAM) structure with sidewall containment of MRAM structure | Apr 8, 2003 | Issued |
Array
(
[id] => 6661321
[patent_doc_number] => 20030200647
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-30
[patent_title] => 'Pattern forming method, method of making microdevice, method of making thin-film magnetic head, method of making magnetic head slider, method of making magnetic head apparatus, and method of making magnetic recording and reproducing apparatus'
[patent_app_type] => new
[patent_app_number] => 10/409046
[patent_app_country] => US
[patent_app_date] => 2003-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 10483
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0200/20030200647.pdf
[firstpage_image] =>[orig_patent_app_number] => 10409046
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/409046 | PATTERN FORMING METHOD, METHOD OF MAKING MICRODEVICE, METHOD OF MAKING THIN-FILM MAGNETIC HEAD, METHOD OF MAKING MAGNETIC HEAD SLIDER, METHOD OF MAKING MAGNETIC HEAD APPARATUS, AND METHOD OF MAKING MAGNETIC RECORDING AND REPRODUCING APPARATUS | Apr 8, 2003 | Issued |
Array
(
[id] => 1235537
[patent_doc_number] => 06689624
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-02-10
[patent_title] => 'Method of forming self-aligned, trenchless mangetoresitive random-access memory (MRAM) structure with sidewall containment of MRAM structure'
[patent_app_type] => B2
[patent_app_number] => 10/408450
[patent_app_country] => US
[patent_app_date] => 2003-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4645
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/689/06689624.pdf
[firstpage_image] =>[orig_patent_app_number] => 10408450
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/408450 | Method of forming self-aligned, trenchless mangetoresitive random-access memory (MRAM) structure with sidewall containment of MRAM structure | Apr 7, 2003 | Issued |
Array
(
[id] => 1220559
[patent_doc_number] => 06703303
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-03-09
[patent_title] => 'Method of manufacturing a portion of a memory'
[patent_app_type] => B2
[patent_app_number] => 10/405200
[patent_app_country] => US
[patent_app_date] => 2003-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5026
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/703/06703303.pdf
[firstpage_image] =>[orig_patent_app_number] => 10405200
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/405200 | Method of manufacturing a portion of a memory | Mar 31, 2003 | Issued |
Array
(
[id] => 1073731
[patent_doc_number] => 06838396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-01-04
[patent_title] => 'Bilayer ultra-thin gate dielectric and process for semiconductor metal contamination reduction'
[patent_app_type] => utility
[patent_app_number] => 10/249292
[patent_app_country] => US
[patent_app_date] => 2003-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4283
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/838/06838396.pdf
[firstpage_image] =>[orig_patent_app_number] => 10249292
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/249292 | Bilayer ultra-thin gate dielectric and process for semiconductor metal contamination reduction | Mar 27, 2003 | Issued |
Array
(
[id] => 1045953
[patent_doc_number] => 06868302
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-15
[patent_title] => 'Thermal processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/394895
[patent_app_country] => US
[patent_app_date] => 2003-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 37
[patent_no_of_words] => 15090
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/868/06868302.pdf
[firstpage_image] =>[orig_patent_app_number] => 10394895
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/394895 | Thermal processing apparatus | Mar 20, 2003 | Issued |
Array
(
[id] => 782778
[patent_doc_number] => 06992026
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-31
[patent_title] => 'Laser processing method and laser processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/385696
[patent_app_country] => US
[patent_app_date] => 2003-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 65
[patent_figures_cnt] => 107
[patent_no_of_words] => 53471
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/992/06992026.pdf
[firstpage_image] =>[orig_patent_app_number] => 10385696
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/385696 | Laser processing method and laser processing apparatus | Mar 11, 2003 | Issued |
Array
(
[id] => 7634855
[patent_doc_number] => 06656763
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-02
[patent_title] => 'Spin on polymers for organic memory devices'
[patent_app_type] => B1
[patent_app_number] => 10/385375
[patent_app_country] => US
[patent_app_date] => 2003-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6074
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 10
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/656/06656763.pdf
[firstpage_image] =>[orig_patent_app_number] => 10385375
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/385375 | Spin on polymers for organic memory devices | Mar 9, 2003 | Issued |
Array
(
[id] => 1182811
[patent_doc_number] => 06737670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-18
[patent_title] => 'Semiconductor substrate structure'
[patent_app_type] => B2
[patent_app_number] => 10/384160
[patent_app_country] => US
[patent_app_date] => 2003-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 4066
[patent_no_of_claims] => 53
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/737/06737670.pdf
[firstpage_image] =>[orig_patent_app_number] => 10384160
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/384160 | Semiconductor substrate structure | Mar 6, 2003 | Issued |
Array
(
[id] => 1104742
[patent_doc_number] => 06812056
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-02
[patent_title] => 'Technique for fabricating MEMS devices having diaphragms of floating regions of single crystal material'
[patent_app_type] => B2
[patent_app_number] => 10/382256
[patent_app_country] => US
[patent_app_date] => 2003-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 15
[patent_no_of_words] => 3111
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/812/06812056.pdf
[firstpage_image] =>[orig_patent_app_number] => 10382256
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/382256 | Technique for fabricating MEMS devices having diaphragms of floating regions of single crystal material | Mar 4, 2003 | Issued |
Array
(
[id] => 6738200
[patent_doc_number] => 20030155568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-21
[patent_title] => 'Process for producing semiconductor article using graded epitaxial growth'
[patent_app_type] => new
[patent_app_number] => 10/379355
[patent_app_country] => US
[patent_app_date] => 2003-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4076
[patent_no_of_claims] => 55
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0155/20030155568.pdf
[firstpage_image] =>[orig_patent_app_number] => 10379355
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/379355 | Process for producing semiconductor article using graded epitaxial growth | Mar 3, 2003 | Issued |
Array
(
[id] => 7429451
[patent_doc_number] => 20040161930
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-19
[patent_title] => 'In-situ discharge to avoid arcing during plasma etch processes'
[patent_app_type] => new
[patent_app_number] => 10/366206
[patent_app_country] => US
[patent_app_date] => 2003-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5011
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20040161930.pdf
[firstpage_image] =>[orig_patent_app_number] => 10366206
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/366206 | In-situ discharge to avoid arcing during plasma etch processes | Feb 12, 2003 | Issued |