
Cynthia H. Britt
Examiner (ID: 6795, Phone: (571)272-3815 , Office: P/2117 )
| Most Active Art Unit | 2117 |
| Art Unit(s) | 2117, 2133, 2111, 2138 |
| Total Applications | 1845 |
| Issued Applications | 1687 |
| Pending Applications | 84 |
| Abandoned Applications | 105 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9140816
[patent_doc_number] => 08581279
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-12
[patent_title] => 'Light-emitting diode chip comprising a contact structure'
[patent_app_type] => utility
[patent_app_number] => 11/921530
[patent_app_country] => US
[patent_app_date] => 2006-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 9015
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11921530
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/921530 | Light-emitting diode chip comprising a contact structure | Jun 1, 2006 | Issued |
Array
(
[id] => 143169
[patent_doc_number] => 07692273
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-04-06
[patent_title] => 'Electronic component comprising electrodes and ring residue'
[patent_app_type] => utility
[patent_app_number] => 11/443192
[patent_app_country] => US
[patent_app_date] => 2006-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7510
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/692/07692273.pdf
[firstpage_image] =>[orig_patent_app_number] => 11443192
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/443192 | Electronic component comprising electrodes and ring residue | May 30, 2006 | Issued |
Array
(
[id] => 5202334
[patent_doc_number] => 20070023813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-01
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING UPPER ELECTRODE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/383152
[patent_app_country] => US
[patent_app_date] => 2006-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 4039
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20070023813.pdf
[firstpage_image] =>[orig_patent_app_number] => 11383152
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/383152 | SEMICONDUCTOR DEVICE HAVING UPPER ELECTRODE AND METHOD OF FABRICATING THE SAME | May 11, 2006 | Abandoned |
Array
(
[id] => 5625486
[patent_doc_number] => 20060263991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-23
[patent_title] => 'SEMICONDUCTOR DEVICE HAVING SHALLOW TRENCH ISOLATION STRUCTURE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/383141
[patent_app_country] => US
[patent_app_date] => 2006-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5319
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0263/20060263991.pdf
[firstpage_image] =>[orig_patent_app_number] => 11383141
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/383141 | Semiconductor device having shallow trench isolation structure comprising an upper trench and a lower trench including a void | May 11, 2006 | Issued |
Array
(
[id] => 5014128
[patent_doc_number] => 20070257336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-08
[patent_title] => 'MOSFET having a channel region with enhanced stress and method of forming same'
[patent_app_type] => utility
[patent_app_number] => 11/429592
[patent_app_country] => US
[patent_app_date] => 2006-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4433
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0257/20070257336.pdf
[firstpage_image] =>[orig_patent_app_number] => 11429592
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/429592 | MOSFET having a channel region with enhanced flexure-induced stress | May 4, 2006 | Issued |
Array
(
[id] => 5680876
[patent_doc_number] => 20060197143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-07
[patent_title] => 'Apparatus and method for split transistor memory having improved endurance'
[patent_app_type] => utility
[patent_app_number] => 11/416584
[patent_app_country] => US
[patent_app_date] => 2006-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4989
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20060197143.pdf
[firstpage_image] =>[orig_patent_app_number] => 11416584
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/416584 | Apparatus and method for trench transistor memory having different gate dielectric thickness | May 2, 2006 | Issued |
Array
(
[id] => 5916482
[patent_doc_number] => 20060237758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-26
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/410012
[patent_app_country] => US
[patent_app_date] => 2006-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2698
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20060237758.pdf
[firstpage_image] =>[orig_patent_app_number] => 11410012
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/410012 | Semiconductor device | Apr 24, 2006 | Abandoned |
Array
(
[id] => 4433130
[patent_doc_number] => 07968887
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-28
[patent_title] => 'Active matrix circuit substrate, method of manufacturing the same, and active matrix display including the active matrix circuit substrate'
[patent_app_type] => utility
[patent_app_number] => 11/279809
[patent_app_country] => US
[patent_app_date] => 2006-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 3332
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/968/07968887.pdf
[firstpage_image] =>[orig_patent_app_number] => 11279809
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/279809 | Active matrix circuit substrate, method of manufacturing the same, and active matrix display including the active matrix circuit substrate | Apr 13, 2006 | Issued |
Array
(
[id] => 5884250
[patent_doc_number] => 20060273425
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-07
[patent_title] => 'High density capacitor structure'
[patent_app_type] => utility
[patent_app_number] => 11/403392
[patent_app_country] => US
[patent_app_date] => 2006-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2090
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20060273425.pdf
[firstpage_image] =>[orig_patent_app_number] => 11403392
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/403392 | High density capacitor structure | Apr 12, 2006 | Abandoned |
Array
(
[id] => 5123519
[patent_doc_number] => 20070235789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-11
[patent_title] => 'Hybrid electrical contact'
[patent_app_type] => utility
[patent_app_number] => 11/400348
[patent_app_country] => US
[patent_app_date] => 2006-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6764
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0235/20070235789.pdf
[firstpage_image] =>[orig_patent_app_number] => 11400348
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/400348 | Hybrid electrical contact | Apr 6, 2006 | Issued |
Array
(
[id] => 5364747
[patent_doc_number] => 20090302306
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-10
[patent_title] => 'Nano Electronic Device and Fabricating Method of The Same'
[patent_app_type] => utility
[patent_app_number] => 12/223009
[patent_app_country] => US
[patent_app_date] => 2006-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5293
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0302/20090302306.pdf
[firstpage_image] =>[orig_patent_app_number] => 12223009
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/223009 | Nano Electronic Device and Fabricating Method of The Same | Apr 4, 2006 | Abandoned |
Array
(
[id] => 5700195
[patent_doc_number] => 20060216880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-28
[patent_title] => 'FINFET devices and methods of fabricating FINFET devices'
[patent_app_type] => utility
[patent_app_number] => 11/384482
[patent_app_country] => US
[patent_app_date] => 2006-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3758
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0216/20060216880.pdf
[firstpage_image] =>[orig_patent_app_number] => 11384482
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/384482 | FINFET devices and methods of fabricating FINFET devices | Mar 20, 2006 | Abandoned |
Array
(
[id] => 5750959
[patent_doc_number] => 20060220108
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-05
[patent_title] => 'Field-effect transistor in semiconductor device, method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/378414
[patent_app_country] => US
[patent_app_date] => 2006-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 8884
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20060220108.pdf
[firstpage_image] =>[orig_patent_app_number] => 11378414
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/378414 | Field-effect transistor comprising hollow cavity | Mar 19, 2006 | Issued |
Array
(
[id] => 5217533
[patent_doc_number] => 20070158844
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-12
[patent_title] => 'Copper metalized ohmic contact electrode of compound device'
[patent_app_type] => utility
[patent_app_number] => 11/377302
[patent_app_country] => US
[patent_app_date] => 2006-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1746
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0158/20070158844.pdf
[firstpage_image] =>[orig_patent_app_number] => 11377302
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/377302 | Copper metalized ohmic contact electrode of compound device | Mar 16, 2006 | Issued |
Array
(
[id] => 5757380
[patent_doc_number] => 20060208325
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-21
[patent_title] => 'Semiconductor device with gate insulating film and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/373112
[patent_app_country] => US
[patent_app_date] => 2006-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5299
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0208/20060208325.pdf
[firstpage_image] =>[orig_patent_app_number] => 11373112
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/373112 | Semiconductor device with gate insulating film and manufacturing method thereof | Mar 12, 2006 | Abandoned |
Array
(
[id] => 83529
[patent_doc_number] => 07741201
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-22
[patent_title] => 'Semiconductor device and method of manufacturing a gate stack'
[patent_app_type] => utility
[patent_app_number] => 11/371082
[patent_app_country] => US
[patent_app_date] => 2006-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 3211
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/741/07741201.pdf
[firstpage_image] =>[orig_patent_app_number] => 11371082
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/371082 | Semiconductor device and method of manufacturing a gate stack | Mar 8, 2006 | Issued |
Array
(
[id] => 422153
[patent_doc_number] => 07274085
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-09-25
[patent_title] => 'Capacitor structure'
[patent_app_type] => utility
[patent_app_number] => 11/308162
[patent_app_country] => US
[patent_app_date] => 2006-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1947
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/274/07274085.pdf
[firstpage_image] =>[orig_patent_app_number] => 11308162
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/308162 | Capacitor structure | Mar 8, 2006 | Issued |
Array
(
[id] => 5680943
[patent_doc_number] => 20060197210
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-07
[patent_title] => 'Stack semiconductor package formed by multiple molding and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/369443
[patent_app_country] => US
[patent_app_date] => 2006-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3199
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20060197210.pdf
[firstpage_image] =>[orig_patent_app_number] => 11369443
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/369443 | Stack semiconductor package formed by multiple molding and method of manufacturing the same | Mar 5, 2006 | Issued |
Array
(
[id] => 5683040
[patent_doc_number] => 20060199310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-07
[patent_title] => 'Semiconductor integrated circuit and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/366552
[patent_app_country] => US
[patent_app_date] => 2006-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7052
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0199/20060199310.pdf
[firstpage_image] =>[orig_patent_app_number] => 11366552
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/366552 | Semiconductor integrated circuit and semiconductor device | Mar 2, 2006 | Abandoned |
Array
(
[id] => 5704929
[patent_doc_number] => 20060193977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-31
[patent_title] => 'CMOS device featuring high breakdown voltage without failure in enhancing integration thereof, and method for manufacturing such CMOS device'
[patent_app_type] => utility
[patent_app_number] => 11/363252
[patent_app_country] => US
[patent_app_date] => 2006-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4808
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20060193977.pdf
[firstpage_image] =>[orig_patent_app_number] => 11363252
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/363252 | CMOS device featuring high breakdown voltage without failure in enhancing integration thereof, and method for manufacturing such CMOS device | Feb 27, 2006 | Abandoned |