Cynthia Hamilton
Examiner (ID: 5449)
Most Active Art Unit | 1752 |
Art Unit(s) | 1113, 1506, 1722, 1752, 1737, 1795, 1507, 1754, 1717 |
Total Applications | 2262 |
Issued Applications | 1770 |
Pending Applications | 48 |
Abandoned Applications | 418 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 13470673
[patent_doc_number] => 20180286879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => Methods Of Forming An Array Of Elevationally-Extending Strings Of Memory Cells Comprising A Programmable Charge Storage Transistor And Arrays Of Elevationally-Extending Strings Of Memory Cells Comprising A Programmable Charge Storage Transistor
[patent_app_type] => utility
[patent_app_number] => 16/002129
[patent_app_country] => US
[patent_app_date] => 2018-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6041
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16002129
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/002129 | Methods of forming an array of elevationally-extending strings of memory cells comprising a programmable charge storage transistor and arrays of elevationally-extending strings of memory cells comprising a programmable charge storage transistor | Jun 6, 2018 | Issued |
Array
(
[id] => 13335241
[patent_doc_number] => 20180219158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-02
[patent_title] => ORGANIC PHOTOVOLTAIC DEVICE WITH FERROELECTRIC DIPOLE AND METHOD OF MAKING SAME
[patent_app_type] => utility
[patent_app_number] => 15/935284
[patent_app_country] => US
[patent_app_date] => 2018-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4498
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15935284
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/935284 | Organic photovoltaic device with ferroelectric dipole and method of making same | Mar 25, 2018 | Issued |
Array
(
[id] => 13349915
[patent_doc_number] => 20180226497
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => METHOD AND STRUCTURE FOR FORMING DIELECTRIC ISOLATED FINFET WITH IMPROVED SOURCE/DRAIN EPITAXY
[patent_app_type] => utility
[patent_app_number] => 15/928563
[patent_app_country] => US
[patent_app_date] => 2018-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6133
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15928563
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/928563 | Method and structure for forming dielectric isolated FinFET with improved source/drain epitaxy | Mar 21, 2018 | Issued |
Array
(
[id] => 12693055
[patent_doc_number] => 20180122851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => Low Noise InGaAs Photodiode Array
[patent_app_type] => utility
[patent_app_number] => 15/846556
[patent_app_country] => US
[patent_app_date] => 2017-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6232
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15846556
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/846556 | Low noise InGaAs photodiode array | Dec 18, 2017 | Issued |
Array
(
[id] => 12650547
[patent_doc_number] => 20180108680
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-19
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/837552
[patent_app_country] => US
[patent_app_date] => 2017-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15837552
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/837552 | Method for manufacturing semiconductor device | Dec 10, 2017 | Issued |
Array
(
[id] => 14459839
[patent_doc_number] => 10325893
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-18
[patent_title] => Mass transfer of micro structures using adhesives
[patent_app_type] => utility
[patent_app_number] => 15/836703
[patent_app_country] => US
[patent_app_date] => 2017-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 28
[patent_no_of_words] => 5493
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15836703
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/836703 | Mass transfer of micro structures using adhesives | Dec 7, 2017 | Issued |
Array
(
[id] => 14125347
[patent_doc_number] => 10249537
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-02
[patent_title] => Method and structure for forming FinFET CMOS with dual doped STI regions
[patent_app_type] => utility
[patent_app_number] => 15/826949
[patent_app_country] => US
[patent_app_date] => 2017-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5890
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15826949
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/826949 | Method and structure for forming FinFET CMOS with dual doped STI regions | Nov 29, 2017 | Issued |
Array
(
[id] => 14267903
[patent_doc_number] => 10283523
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-07
[patent_title] => Semiconductor memory device with first and second semicondutor films in first and second columnar bodies
[patent_app_type] => utility
[patent_app_number] => 15/822604
[patent_app_country] => US
[patent_app_date] => 2017-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 33
[patent_no_of_words] => 5797
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15822604
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/822604 | Semiconductor memory device with first and second semicondutor films in first and second columnar bodies | Nov 26, 2017 | Issued |
Array
(
[id] => 13747413
[patent_doc_number] => 10166632
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-01-01
[patent_title] => In-situ laser beam position and spot size sensor and high speed scanner calibration, wafer debonding method
[patent_app_type] => utility
[patent_app_number] => 15/820659
[patent_app_country] => US
[patent_app_date] => 2017-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 9125
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15820659
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/820659 | In-situ laser beam position and spot size sensor and high speed scanner calibration, wafer debonding method | Nov 21, 2017 | Issued |
Array
(
[id] => 13755061
[patent_doc_number] => 10170484
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-01-01
[patent_title] => Integrated circuit structure incorporating multiple gate-all-around field effect transistors having different drive currents and method
[patent_app_type] => utility
[patent_app_number] => 15/787009
[patent_app_country] => US
[patent_app_date] => 2017-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 33
[patent_no_of_words] => 11367
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15787009
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/787009 | Integrated circuit structure incorporating multiple gate-all-around field effect transistors having different drive currents and method | Oct 17, 2017 | Issued |
Array
(
[id] => 12129403
[patent_doc_number] => 20180012989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'FinFETs with Source/Drain Cladding'
[patent_app_type] => utility
[patent_app_number] => 15/699226
[patent_app_country] => US
[patent_app_date] => 2017-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 5650
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15699226
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/699226 | FinFETs with source/drain cladding | Sep 7, 2017 | Issued |
Array
(
[id] => 12188740
[patent_doc_number] => 20180047676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-15
[patent_title] => 'STRUCTURE AND FABRICATION METHOD FOR ENHANCED MECHANICAL STRENGTH CRACK STOP'
[patent_app_type] => utility
[patent_app_number] => 15/684494
[patent_app_country] => US
[patent_app_date] => 2017-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4041
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15684494
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/684494 | Structure and fabrication method for enhanced mechanical strength crack stop | Aug 22, 2017 | Issued |
Array
(
[id] => 12027198
[patent_doc_number] => 20170317296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'ORGANIC SEMICONDUCTOR COMPOSITION AND METHOD FOR MANUFACTURING ORGANIC SEMICONDUCTOR ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 15/648463
[patent_app_country] => US
[patent_app_date] => 2017-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 32253
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15648463
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/648463 | Organic semiconductor composition and method for manufacturing organic semiconductor element | Jul 12, 2017 | Issued |
Array
(
[id] => 12153141
[patent_doc_number] => 20180024405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/647637
[patent_app_country] => US
[patent_app_date] => 2017-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10432
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15647637
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/647637 | Display device | Jul 11, 2017 | Issued |
Array
(
[id] => 13201677
[patent_doc_number] => 10115759
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-30
[patent_title] => CMOS image sensor
[patent_app_type] => utility
[patent_app_number] => 15/647664
[patent_app_country] => US
[patent_app_date] => 2017-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5025
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15647664
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/647664 | CMOS image sensor | Jul 11, 2017 | Issued |
Array
(
[id] => 13653495
[patent_doc_number] => 09853069
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-26
[patent_title] => Method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/629970
[patent_app_country] => US
[patent_app_date] => 2017-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 58
[patent_no_of_words] => 23879
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15629970
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/629970 | Method for manufacturing semiconductor device | Jun 21, 2017 | Issued |
Array
(
[id] => 14333217
[patent_doc_number] => 10297637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-21
[patent_title] => Micro light-emitting diode array substrate encapsulation structure and encapsulation method thereof
[patent_app_type] => utility
[patent_app_number] => 15/548101
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3989
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15548101
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/548101 | Micro light-emitting diode array substrate encapsulation structure and encapsulation method thereof | Jun 19, 2017 | Issued |
Array
(
[id] => 12195688
[patent_doc_number] => 09899424
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Semiconductor device and electronic device'
[patent_app_type] => utility
[patent_app_number] => 15/606465
[patent_app_country] => US
[patent_app_date] => 2017-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 66
[patent_no_of_words] => 23080
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15606465
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/606465 | Semiconductor device and electronic device | May 25, 2017 | Issued |
Array
(
[id] => 12457734
[patent_doc_number] => 09985117
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-29
[patent_title] => Method and structure for forming dielectric isolated finFET with improved source/drain epitaxy
[patent_app_type] => utility
[patent_app_number] => 15/588969
[patent_app_country] => US
[patent_app_date] => 2017-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 6134
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15588969
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/588969 | Method and structure for forming dielectric isolated finFET with improved source/drain epitaxy | May 7, 2017 | Issued |
Array
(
[id] => 11974852
[patent_doc_number] => 20170279006
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-28
[patent_title] => 'METHOD OF FORMING A COMPOSITE SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 15/482350
[patent_app_country] => US
[patent_app_date] => 2017-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4931
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15482350
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/482350 | Method of forming a composite substrate | Apr 6, 2017 | Issued |