| Application number | Title of the application | Filing Date | Status |
|---|
| 08/383919 | METHOD FOR THE PREVENTION OF MISFIT DISLOCATION IN SILICON WAFER AND SILICON WAFER STRUCTURE MANUFACTURED THEREBY | Feb 5, 1995 | Abandoned |
Array
(
[id] => 4113014
[patent_doc_number] => 06057559
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-02
[patent_title] => 'II-VI laser diodes with short-period strained-layer superlattice quantum wells'
[patent_app_type] => 1
[patent_app_number] => 8/381335
[patent_app_country] => US
[patent_app_date] => 1995-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3704
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/057/06057559.pdf
[firstpage_image] =>[orig_patent_app_number] => 381335
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/381335 | II-VI laser diodes with short-period strained-layer superlattice quantum wells | Jan 30, 1995 | Issued |
Array
(
[id] => 3585493
[patent_doc_number] => 05498882
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-03-12
[patent_title] => 'Efficient control of the body voltage of a field effect transistor'
[patent_app_type] => 1
[patent_app_number] => 8/376465
[patent_app_country] => US
[patent_app_date] => 1995-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 10
[patent_no_of_words] => 2467
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/498/05498882.pdf
[firstpage_image] =>[orig_patent_app_number] => 376465
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/376465 | Efficient control of the body voltage of a field effect transistor | Jan 19, 1995 | Issued |
Array
(
[id] => 3592127
[patent_doc_number] => 05550395
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-08-27
[patent_title] => 'Semiconductor device and process of producing same'
[patent_app_type] => 1
[patent_app_number] => 8/376082
[patent_app_country] => US
[patent_app_date] => 1995-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 31
[patent_no_of_words] => 7488
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/550/05550395.pdf
[firstpage_image] =>[orig_patent_app_number] => 376082
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/376082 | Semiconductor device and process of producing same | Jan 19, 1995 | Issued |
Array
(
[id] => 3627667
[patent_doc_number] => 05602404
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-02-11
[patent_title] => 'Low voltage triggering silicon controlled rectifier structures for ESD protection'
[patent_app_type] => 1
[patent_app_number] => 8/374135
[patent_app_country] => US
[patent_app_date] => 1995-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 2166
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/602/05602404.pdf
[firstpage_image] =>[orig_patent_app_number] => 374135
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/374135 | Low voltage triggering silicon controlled rectifier structures for ESD protection | Jan 17, 1995 | Issued |
Array
(
[id] => 3500810
[patent_doc_number] => 05532510
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-02
[patent_title] => 'Reverse side etching for producing layers with strain variation'
[patent_app_type] => 1
[patent_app_number] => 8/366515
[patent_app_country] => US
[patent_app_date] => 1994-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2663
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/532/05532510.pdf
[firstpage_image] =>[orig_patent_app_number] => 366515
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/366515 | Reverse side etching for producing layers with strain variation | Dec 29, 1994 | Issued |
| 08/367027 | TRENCH MOSFET WITH HEAVILY DOPED DELTA LAYER TO PROVIDE LOW ON-RESISTANCE | Dec 29, 1994 | Abandoned |
| 08/364455 | SEMICONDUCTOR MULTIPLE QUANTUM WELL MACH-ZEHNDER OPTICAL MODULATOR AND METHOD FOR FABRICATING THE SAME | Dec 26, 1994 | Abandoned |
| 08/362027 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME | Dec 20, 1994 | Abandoned |
| 08/360137 | PILLAR BIPOLAR TRANSISTOR AND METHOD FOR FABRICATING THE SAME | Dec 19, 1994 | Abandoned |
Array
(
[id] => 3115984
[patent_doc_number] => 05464992
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-11-07
[patent_title] => 'Insulated gate bipolar transistor provided with a minority carrier extracting layer'
[patent_app_type] => 1
[patent_app_number] => 8/358983
[patent_app_country] => US
[patent_app_date] => 1994-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 27
[patent_no_of_words] => 5760
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/464/05464992.pdf
[firstpage_image] =>[orig_patent_app_number] => 358983
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/358983 | Insulated gate bipolar transistor provided with a minority carrier extracting layer | Dec 18, 1994 | Issued |
Array
(
[id] => 4091574
[patent_doc_number] => 06018181
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-25
[patent_title] => 'Thin film transistor and manufacturing method thereof'
[patent_app_type] => 1
[patent_app_number] => 8/358050
[patent_app_country] => US
[patent_app_date] => 1994-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 25
[patent_no_of_words] => 4986
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/018/06018181.pdf
[firstpage_image] =>[orig_patent_app_number] => 358050
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/358050 | Thin film transistor and manufacturing method thereof | Dec 15, 1994 | Issued |
Array
(
[id] => 3509311
[patent_doc_number] => 05514896
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-05-07
[patent_title] => 'Nonvolatile semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 8/356557
[patent_app_country] => US
[patent_app_date] => 1994-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 3607
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/514/05514896.pdf
[firstpage_image] =>[orig_patent_app_number] => 356557
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/356557 | Nonvolatile semiconductor memory device | Dec 14, 1994 | Issued |
Array
(
[id] => 3427521
[patent_doc_number] => 05459347
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-10-17
[patent_title] => 'Method of making field-effect semiconductor device on SOI'
[patent_app_type] => 1
[patent_app_number] => 8/355110
[patent_app_country] => US
[patent_app_date] => 1994-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 4459
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/459/05459347.pdf
[firstpage_image] =>[orig_patent_app_number] => 355110
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/355110 | Method of making field-effect semiconductor device on SOI | Dec 12, 1994 | Issued |
| 08/357199 | SEMICONDUCTOR INTEGRATED CIRCUITS HAVING BIPOLAR TRANSISTOR AND LDD-STRUCTURED MOSFET | Dec 12, 1994 | Abandoned |
Array
(
[id] => 3929218
[patent_doc_number] => 05945703
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-08-31
[patent_title] => 'Semiconductor memory device and manufacturing method therefor'
[patent_app_type] => 1
[patent_app_number] => 8/351539
[patent_app_country] => US
[patent_app_date] => 1994-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 25
[patent_no_of_words] => 4462
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/945/05945703.pdf
[firstpage_image] =>[orig_patent_app_number] => 351539
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/351539 | Semiconductor memory device and manufacturing method therefor | Dec 6, 1994 | Issued |
Array
(
[id] => 3120944
[patent_doc_number] => 05449944
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-09-12
[patent_title] => 'Semiconductor infrared image pickup device and method of fabricating the same'
[patent_app_type] => 1
[patent_app_number] => 8/352777
[patent_app_country] => US
[patent_app_date] => 1994-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 2915
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/449/05449944.pdf
[firstpage_image] =>[orig_patent_app_number] => 352777
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/352777 | Semiconductor infrared image pickup device and method of fabricating the same | Nov 30, 1994 | Issued |
Array
(
[id] => 3624405
[patent_doc_number] => 05614740
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-03-25
[patent_title] => 'High-speed peristaltic CCD imager with GaAs fet output'
[patent_app_type] => 1
[patent_app_number] => 8/346826
[patent_app_country] => US
[patent_app_date] => 1994-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 19
[patent_no_of_words] => 8615
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/614/05614740.pdf
[firstpage_image] =>[orig_patent_app_number] => 346826
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/346826 | High-speed peristaltic CCD imager with GaAs fet output | Nov 29, 1994 | Issued |
| 08/344897 | TRANSISTOR STRUCTURE AND METHOD FOR FABRICATING THE SAME | Nov 24, 1994 | Abandoned |
Array
(
[id] => 3500917
[patent_doc_number] => 05532518
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-07-02
[patent_title] => 'Electrical connect and method of fabrication for semiconductor cube technology'
[patent_app_type] => 1
[patent_app_number] => 8/344315
[patent_app_country] => US
[patent_app_date] => 1994-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 18
[patent_no_of_words] => 4511
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/532/05532518.pdf
[firstpage_image] =>[orig_patent_app_number] => 344315
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/344315 | Electrical connect and method of fabrication for semiconductor cube technology | Nov 21, 1994 | Issued |