D Margaret M Seaman

Array ( [id] => 866851 [patent_doc_number] => 07369432 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-06 [patent_title] => 'Method for implementing a counter in a memory with increased memory efficiency' [patent_app_type] => utility [patent_app_number] => 11/355685 [patent_app_country] => US [patent_app_date] => 2006-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5612 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/369/07369432.pdf [firstpage_image] =>[orig_patent_app_number] => 11355685 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 827778 [patent_doc_number] => 07403430 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-22 [patent_title] => 'Erase operation for use in non-volatile memory' [patent_app_type] => utility [patent_app_number] => 11/354951 [patent_app_country] => US [patent_app_date] => 2006-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6479 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/403/07403430.pdf [firstpage_image] =>[orig_patent_app_number] => 11354951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 821950 [patent_doc_number] => 07408829 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-05 [patent_title] => 'Methods and arrangements for enhancing power management systems in integrated circuits' [patent_app_type] => utility [patent_app_number] => 11/352699 [patent_app_country] => US [patent_app_date] => 2006-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 6662 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/408/07408829.pdf [firstpage_image] =>[orig_patent_app_number] => 11352699 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5782291 [patent_doc_number] => 20060203542 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-14 [patent_title] => 'Semiconductor integrated device' [patent_app_type] => utility [patent_app_number] => 11/341385 [patent_app_country] => US [patent_app_date] => 2006-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 9631 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0203/20060203542.pdf [firstpage_image] =>[orig_patent_app_number] => 11341385 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 581918 [patent_doc_number] => 07463547 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-09 [patent_title] => 'Micro computer and method of optimizing microcomputer' [patent_app_type] => utility [patent_app_number] => 11/339567 [patent_app_country] => US [patent_app_date] => 2006-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 13 [patent_no_of_words] => 4747 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/463/07463547.pdf [firstpage_image] =>[orig_patent_app_number] => 11339567 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 844945 [patent_doc_number] => 07388799 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-06-17 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/320851 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4990 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/388/07388799.pdf [firstpage_image] =>[orig_patent_app_number] => 11320851 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 380705 [patent_doc_number] => 07310282 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-18 [patent_title] => 'Distributed programmed memory cell overwrite protection' [patent_app_type] => utility [patent_app_number] => 11/322417 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5033 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/310/07310282.pdf [firstpage_image] =>[orig_patent_app_number] => 11322417 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 593330 [patent_doc_number] => 07447083 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-04 [patent_title] => 'Semiconductor memory device having low power consumption type column decoder and read operation method thereof' [patent_app_type] => utility [patent_app_number] => 11/320855 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8707 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/447/07447083.pdf [firstpage_image] =>[orig_patent_app_number] => 11320855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4987256 [patent_doc_number] => 20070153594 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-05 [patent_title] => 'CONTINUED VERIFICATION IN NON-VOLATILE MEMORY WRITE OPERATIONS' [patent_app_type] => utility [patent_app_number] => 11/322011 [patent_app_country] => US [patent_app_date] => 2005-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 12947 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20070153594.pdf [firstpage_image] =>[orig_patent_app_number] => 11322011 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 887761 [patent_doc_number] => 07352629 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-01 [patent_title] => 'Systems for continued verification in non-volatile memory write operations' [patent_app_type] => utility [patent_app_number] => 11/322001 [patent_app_country] => US [patent_app_date] => 2005-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 12940 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/352/07352629.pdf [firstpage_image] =>[orig_patent_app_number] => 11322001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5675480 [patent_doc_number] => 20060180835 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-17 [patent_title] => 'Semiconductor component with integrated backup capacitance' [patent_app_type] => utility [patent_app_number] => 11/321351 [patent_app_country] => US [patent_app_date] => 2005-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2100 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20060180835.pdf [firstpage_image] =>[orig_patent_app_number] => 11321351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5595031 [patent_doc_number] => 20060158947 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-20 [patent_title] => 'Reference sense amplifier for non-volatile memory' [patent_app_type] => utility [patent_app_number] => 11/321953 [patent_app_country] => US [patent_app_date] => 2005-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 24220 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0158/20060158947.pdf [firstpage_image] =>[orig_patent_app_number] => 11321953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 919754 [patent_doc_number] => 07324393 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-29 [patent_title] => 'Method for compensated sensing in non-volatile memory' [patent_app_type] => utility [patent_app_number] => 11/321681 [patent_app_country] => US [patent_app_date] => 2005-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 42 [patent_no_of_words] => 24254 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/324/07324393.pdf [firstpage_image] =>[orig_patent_app_number] => 11321681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5134868 [patent_doc_number] => 20070076497 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-05 [patent_title] => 'Semiconductor memory device for improving response margin of redundancy flag signal and redundancy driving method for the same' [patent_app_type] => utility [patent_app_number] => 11/317303 [patent_app_country] => US [patent_app_date] => 2005-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7844 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0076/20070076497.pdf [firstpage_image] =>[orig_patent_app_number] => 11317303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5911309 [patent_doc_number] => 20060126371 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-15 [patent_title] => 'Magnetoresistive effect device, magnetic random access memory, and magnetoresistive effect device manufacturing method' [patent_app_type] => utility [patent_app_number] => 11/262791 [patent_app_country] => US [patent_app_date] => 2005-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 12517 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20060126371.pdf [firstpage_image] =>[orig_patent_app_number] => 11262791 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 798576 [patent_doc_number] => 07428169 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-23 [patent_title] => 'Nonvolatile semiconductor memory device and voltage generating circuit for the same' [patent_app_type] => utility [patent_app_number] => 11/262759 [patent_app_country] => US [patent_app_date] => 2005-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5087 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/428/07428169.pdf [firstpage_image] =>[orig_patent_app_number] => 11262759 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5624121 [patent_doc_number] => 20060262626 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-23 [patent_title] => 'METHOD FOR ACCESSING MEMORY' [patent_app_type] => utility [patent_app_number] => 11/163431 [patent_app_country] => US [patent_app_date] => 2005-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4107 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20060262626.pdf [firstpage_image] =>[orig_patent_app_number] => 11163431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 253681 [patent_doc_number] => 07580322 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-08-25 [patent_title] => 'High speed programming for nonvolatile memory' [patent_app_type] => utility [patent_app_number] => 11/249095 [patent_app_country] => US [patent_app_date] => 2005-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 5081 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/580/07580322.pdf [firstpage_image] =>[orig_patent_app_number] => 11249095 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 854792 [patent_doc_number] => 07379375 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-05-27 [patent_title] => 'Memory circuits having different word line driving circuit configurations along a common global word line and methods for designing such circuits' [patent_app_type] => utility [patent_app_number] => 11/247945 [patent_app_country] => US [patent_app_date] => 2005-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 7998 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/379/07379375.pdf [firstpage_image] =>[orig_patent_app_number] => 11247945 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5812183 [patent_doc_number] => 20060083057 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-20 [patent_title] => 'Magnetoresistive element' [patent_app_type] => utility [patent_app_number] => 11/245353 [patent_app_country] => US [patent_app_date] => 2005-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 66 [patent_figures_cnt] => 66 [patent_no_of_words] => 28087 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20060083057.pdf [firstpage_image] =>[orig_patent_app_number] => 11245353 [rel_patent_id] =>[rel_patent_doc_number] =>)