Dakota M Talbert
Examiner (ID: 4286)
Most Active Art Unit | 2841 |
Art Unit(s) | 2841 |
Total Applications | 46 |
Issued Applications | 8 |
Pending Applications | 36 |
Abandoned Applications | 2 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 11585862
[patent_doc_number] => 09640514
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-02
[patent_title] => 'Wafer bonding using boron and nitrogen based bonding stack'
[patent_app_type] => utility
[patent_app_number] => 15/084004
[patent_app_country] => US
[patent_app_date] => 2016-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 3459
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15084004
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/084004 | Wafer bonding using boron and nitrogen based bonding stack | Mar 28, 2016 | Issued |
Array
(
[id] => 11983718
[patent_doc_number] => 20170287873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'ELECTRONIC ASSEMBLY COMPONENTS WITH CORNER ADHESIVE FOR WARPAGE REDUCTION DURING THERMAL PROCESSING'
[patent_app_type] => utility
[patent_app_number] => 15/084032
[patent_app_country] => US
[patent_app_date] => 2016-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5669
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15084032
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/084032 | ELECTRONIC ASSEMBLY COMPONENTS WITH CORNER ADHESIVE FOR WARPAGE REDUCTION DURING THERMAL PROCESSING | Mar 28, 2016 | Abandoned |
Array
(
[id] => 12102055
[patent_doc_number] => 09859154
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-02
[patent_title] => 'Structure and formation method of interconnect structure of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/067807
[patent_app_country] => US
[patent_app_date] => 2016-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4947
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15067807
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/067807 | Structure and formation method of interconnect structure of semiconductor device | Mar 10, 2016 | Issued |
Array
(
[id] => 11824905
[patent_doc_number] => 20170213842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-27
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/067855
[patent_app_country] => US
[patent_app_date] => 2016-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8610
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15067855
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/067855 | SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Mar 10, 2016 | Abandoned |
Array
(
[id] => 11405030
[patent_doc_number] => 20170025568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'LIGHT EMITTING DIODE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/066906
[patent_app_country] => US
[patent_app_date] => 2016-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6347
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15066906
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/066906 | LIGHT EMITTING DIODE AND METHOD OF MANUFACTURING THE SAME | Mar 9, 2016 | Abandoned |
Array
(
[id] => 11071560
[patent_doc_number] => 20160268524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-15
[patent_title] => 'DISPLAY DEVICE AND METHOD FOR MANUFACTURING DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/066817
[patent_app_country] => US
[patent_app_date] => 2016-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3431
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15066817
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/066817 | Display device with bent portion in peripheral area | Mar 9, 2016 | Issued |
Array
(
[id] => 10993021
[patent_doc_number] => 20160189967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-30
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/065809
[patent_app_country] => US
[patent_app_date] => 2016-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10151
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15065809
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/065809 | Method for forming metal-semiconductor alloy using hydrogen plasma | Mar 8, 2016 | Issued |
Array
(
[id] => 10826206
[patent_doc_number] => 20160172374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-16
[patent_title] => 'THREE-DIMENSIONAL NONVOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/050096
[patent_app_country] => US
[patent_app_date] => 2016-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3498
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15050096
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/050096 | Three-dimensional nonvolatile memory device | Feb 21, 2016 | Issued |
Array
(
[id] => 13705601
[patent_doc_number] => 20170363755
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => METHOD FOR CARRYING OUT A NEUTRON DETECTOR AND NEUTRON DETECTOR
[patent_app_type] => utility
[patent_app_number] => 15/537158
[patent_app_country] => US
[patent_app_date] => 2015-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9303
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15537158
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/537158 | Method for carrying out a neutron detector and neutron detector | Dec 20, 2015 | Issued |
Array
(
[id] => 11862162
[patent_doc_number] => 09741856
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-22
[patent_title] => 'Stress retention in fins of fin field-effect transistors'
[patent_app_type] => utility
[patent_app_number] => 14/956711
[patent_app_country] => US
[patent_app_date] => 2015-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 6239
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14956711
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/956711 | Stress retention in fins of fin field-effect transistors | Dec 1, 2015 | Issued |
Array
(
[id] => 10733187
[patent_doc_number] => 20160079336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-17
[patent_title] => 'FLEXIBLE DISPLAY SUBSTRATE, FLEXIBLE ORGANIC LIGHT EMITTING DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/948106
[patent_app_country] => US
[patent_app_date] => 2015-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 24253
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14948106
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/948106 | Flexible display substrate, flexible organic light emitting display device and method for manufacturing the same | Nov 19, 2015 | Issued |
Array
(
[id] => 11630743
[patent_doc_number] => 20170140932
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-18
[patent_title] => 'METHOD OF FORMING ULTRA-THIN NANOWIRES'
[patent_app_type] => utility
[patent_app_number] => 14/941909
[patent_app_country] => US
[patent_app_date] => 2015-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5501
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14941909
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/941909 | Method of forming ultra-thin nanowires | Nov 15, 2015 | Issued |
Array
(
[id] => 11932555
[patent_doc_number] => 09799558
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-24
[patent_title] => 'Method for forming conductive structure in semiconductor structure'
[patent_app_type] => utility
[patent_app_number] => 14/942386
[patent_app_country] => US
[patent_app_date] => 2015-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 4791
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14942386
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/942386 | Method for forming conductive structure in semiconductor structure | Nov 15, 2015 | Issued |
Array
(
[id] => 11630741
[patent_doc_number] => 20170140930
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-18
[patent_title] => 'Treatment Process and System'
[patent_app_type] => utility
[patent_app_number] => 14/942407
[patent_app_country] => US
[patent_app_date] => 2015-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 10283
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14942407
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/942407 | Treatment to control deposition rate | Nov 15, 2015 | Issued |
Array
(
[id] => 10689630
[patent_doc_number] => 20160035776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-04
[patent_title] => 'METHOD FOR MANUFACTURING SOLID-STATE IMAGING DEVICE, AND SOLID-STATE IMAGING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/884408
[patent_app_country] => US
[patent_app_date] => 2015-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7644
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14884408
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/884408 | Method for manufacturing solid-state imaging device, and solid-state imaging device | Oct 14, 2015 | Issued |
Array
(
[id] => 10689631
[patent_doc_number] => 20160035777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-04
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/880957
[patent_app_country] => US
[patent_app_date] => 2015-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9381
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14880957
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/880957 | Electronic apparatus and manufacturing method for an electronic apparatus having multiple substrates directly electrically connected through an insulating film | Oct 11, 2015 | Issued |
Array
(
[id] => 11557702
[patent_doc_number] => 20170103949
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-13
[patent_title] => 'FORMING INTERLAYER DIELECTRIC MATERIAL BY SPIN-ON METAL OXIDE DEPOSITION'
[patent_app_type] => utility
[patent_app_number] => 14/879259
[patent_app_country] => US
[patent_app_date] => 2015-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 5236
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14879259
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/879259 | Forming interlayer dielectric material by spin-on metal oxide deposition | Oct 8, 2015 | Issued |
Array
(
[id] => 11883927
[patent_doc_number] => 09755112
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-05
[patent_title] => 'LED die with barrier layer'
[patent_app_type] => utility
[patent_app_number] => 14/879111
[patent_app_country] => US
[patent_app_date] => 2015-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 3123
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 322
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14879111
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/879111 | LED die with barrier layer | Oct 8, 2015 | Issued |
Array
(
[id] => 11557782
[patent_doc_number] => 20170104028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-13
[patent_title] => 'MTJ MEMORY ARRAY SUBGROUPING METHOD AND RELATED DRIVE CIRCUITRY'
[patent_app_type] => utility
[patent_app_number] => 14/879313
[patent_app_country] => US
[patent_app_date] => 2015-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4394
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14879313
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/879313 | MTJ memory array subgrouping method and related drive circuitry | Oct 8, 2015 | Issued |
Array
(
[id] => 12040637
[patent_doc_number] => 09818873
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-14
[patent_title] => 'Forming stressed epitaxial layers between gates separated by different pitches'
[patent_app_type] => utility
[patent_app_number] => 14/879220
[patent_app_country] => US
[patent_app_date] => 2015-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 30
[patent_no_of_words] => 4607
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14879220
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/879220 | Forming stressed epitaxial layers between gates separated by different pitches | Oct 8, 2015 | Issued |