Dakota M Talbert
Examiner (ID: 4286)
Most Active Art Unit | 2841 |
Art Unit(s) | 2841 |
Total Applications | 46 |
Issued Applications | 8 |
Pending Applications | 36 |
Abandoned Applications | 2 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 9350269
[patent_doc_number] => 08669159
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-11
[patent_title] => 'Devices with cavity-defined gates and methods of making the same'
[patent_app_type] => utility
[patent_app_number] => 13/028064
[patent_app_country] => US
[patent_app_date] => 2011-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 3922
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13028064
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/028064 | Devices with cavity-defined gates and methods of making the same | Feb 14, 2011 | Issued |
Array
(
[id] => 8968562
[patent_doc_number] => 08507373
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-13
[patent_title] => 'Semiconductor device including transistors of different junction depth, and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/929738
[patent_app_country] => US
[patent_app_date] => 2011-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3660
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12929738
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/929738 | Semiconductor device including transistors of different junction depth, and method of manufacturing the same | Feb 10, 2011 | Issued |
Array
(
[id] => 8287387
[patent_doc_number] => 20120175709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-12
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/018994
[patent_app_country] => US
[patent_app_date] => 2011-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4102
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13018994
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/018994 | Method for manufacturing a semiconductor device with gate spacer | Jan 31, 2011 | Issued |
Array
(
[id] => 9608155
[patent_doc_number] => 08785322
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-22
[patent_title] => 'Devices and methods to optimize materials and properties for replacement metal gate structures'
[patent_app_type] => utility
[patent_app_number] => 13/017809
[patent_app_country] => US
[patent_app_date] => 2011-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3899
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13017809
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/017809 | Devices and methods to optimize materials and properties for replacement metal gate structures | Jan 30, 2011 | Issued |
Array
(
[id] => 6162896
[patent_doc_number] => 20110193940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-11
[patent_title] => '3D CMOS Image Sensors, Sensor Systems Including the Same'
[patent_app_type] => utility
[patent_app_number] => 12/984972
[patent_app_country] => US
[patent_app_date] => 2011-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4739
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20110193940.pdf
[firstpage_image] =>[orig_patent_app_number] => 12984972
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/984972 | 3D CMOS image sensors, sensor systems including the same | Jan 4, 2011 | Issued |
Array
(
[id] => 9154115
[patent_doc_number] => 08587022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-19
[patent_title] => 'Nitride semiconductor light-emitting element and process for production thereof'
[patent_app_type] => utility
[patent_app_number] => 13/256061
[patent_app_country] => US
[patent_app_date] => 2010-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 16140
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13256061
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/256061 | Nitride semiconductor light-emitting element and process for production thereof | Dec 26, 2010 | Issued |
Array
(
[id] => 9153560
[patent_doc_number] => 08586466
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-19
[patent_title] => 'Electrical fuse with a current shunt'
[patent_app_type] => utility
[patent_app_number] => 12/967308
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 4503
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12967308
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967308 | Electrical fuse with a current shunt | Dec 13, 2010 | Issued |
Array
(
[id] => 9324086
[patent_doc_number] => 08659112
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-25
[patent_title] => 'Carbon and nitrogen doping for selected PMOS transistor on an integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 12/967109
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 7473
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12967109
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967109 | Carbon and nitrogen doping for selected PMOS transistor on an integrated circuit | Dec 13, 2010 | Issued |
Array
(
[id] => 7577344
[patent_doc_number] => 20110291226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-01
[patent_title] => 'Compound Semiconductor Device and Method for Fabricating the Same'
[patent_app_type] => utility
[patent_app_number] => 12/967289
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4139
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0291/20110291226.pdf
[firstpage_image] =>[orig_patent_app_number] => 12967289
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967289 | Compound semiconductor device and method for fabricating the same | Dec 13, 2010 | Issued |
Array
(
[id] => 6075275
[patent_doc_number] => 20110140216
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-16
[patent_title] => 'Method of wafer-level fabrication of MEMS devices'
[patent_app_type] => utility
[patent_app_number] => 12/928542
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8194
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20110140216.pdf
[firstpage_image] =>[orig_patent_app_number] => 12928542
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/928542 | Method of wafer-level fabrication of MEMS devices | Dec 13, 2010 | Issued |
Array
(
[id] => 8237413
[patent_doc_number] => 20120146150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-14
[patent_title] => ' SELF-PROTECTED ELECTROSTATIC DISCHARGE FIELD EFFECT TRANSISTOR (SPESDFET), AN INTEGRATED CIRCUIT INCORPORATING THE SPESDFET AS AN INPUT/OUTPUT (I/O) PAD DRIVER AND ASSOCIATED METHODS OF FORMING THE SPESDFET AND THE INTEGRATED CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/967114
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7792
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12967114
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967114 | Self-protected electrostatic discharge field effect transistor (SPESDFET), an integrated circuit incorporating the SPESDFET as an input/output (I/O) pad driver and associated methods of forming the SPESDFET and the integrated circuit | Dec 13, 2010 | Issued |
Array
(
[id] => 7558881
[patent_doc_number] => 20110272712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-10
[patent_title] => 'Vertical light-emitting devices having patterned emitting unit and methods of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/926854
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5089
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0272/20110272712.pdf
[firstpage_image] =>[orig_patent_app_number] => 12926854
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/926854 | Vertical light-emitting devices having patterned emitting unit and methods of manufacturing the same | Dec 13, 2010 | Issued |
Array
(
[id] => 6075307
[patent_doc_number] => 20110140232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-16
[patent_title] => 'METHODS OF FORMING A THERMAL CONDUCTION REGION IN A SEMICONDUCTOR STRUCTURE AND STRUCTURES RESULTING THEREFROM'
[patent_app_type] => utility
[patent_app_number] => 12/967246
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7886
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20110140232.pdf
[firstpage_image] =>[orig_patent_app_number] => 12967246
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967246 | METHODS OF FORMING A THERMAL CONDUCTION REGION IN A SEMICONDUCTOR STRUCTURE AND STRUCTURES RESULTING THEREFROM | Dec 13, 2010 | Abandoned |
Array
(
[id] => 8237330
[patent_doc_number] => 20120146069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-14
[patent_title] => 'Oxide Based LED BEOL Integration'
[patent_app_type] => utility
[patent_app_number] => 12/967328
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 3047
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12967328
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967328 | Oxide Based LED BEOL Integration | Dec 13, 2010 | Abandoned |
Array
(
[id] => 8237419
[patent_doc_number] => 20120146146
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-14
[patent_title] => 'PARTIALLY DEPELETED (DP) SEMICONDUCTOR-ON-INSULATOR (SOI) FIELD EFFECT TRANSISTOR (FET) STRUCTURE WITH A GATE-TO-BODY TUNNEL CURRENT REGION FOR THRESHOLD VOLTAGE (Vt) LOWERING AND METHOD OF FORMING THE STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/967329
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10380
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12967329
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967329 | Partially depleted (PD) semiconductor-on-insulator (SOI) field effect transistor (FET) structure with a gate-to-body tunnel current region for threshold voltage (VT) lowering and method of forming the structure | Dec 13, 2010 | Issued |
Array
(
[id] => 8237463
[patent_doc_number] => 20120146192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-14
[patent_title] => 'INTEGRATED CIRCUIT MOUNTING SYSTEM WITH PADDLE INTERLOCK AND METHOD OF MANUFACTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/967223
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 13817
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12967223
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967223 | Integrated circuit mounting system with paddle interlock and method of manufacture thereof | Dec 13, 2010 | Issued |
Array
(
[id] => 9086880
[patent_doc_number] => 08558310
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-15
[patent_title] => 'Indium, carbon and halogen doping for PMOS transistors'
[patent_app_type] => utility
[patent_app_number] => 12/967105
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6399
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12967105
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967105 | Indium, carbon and halogen doping for PMOS transistors | Dec 13, 2010 | Issued |
Array
(
[id] => 9299738
[patent_doc_number] => 08647965
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-11
[patent_title] => 'Radiographic image detector, method of producing the same, and protective member'
[patent_app_type] => utility
[patent_app_number] => 12/967184
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 17
[patent_no_of_words] => 12327
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12967184
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967184 | Radiographic image detector, method of producing the same, and protective member | Dec 13, 2010 | Issued |
Array
(
[id] => 5963237
[patent_doc_number] => 20110147834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/967089
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 14665
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20110147834.pdf
[firstpage_image] =>[orig_patent_app_number] => 12967089
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967089 | Semiconductor device with impurity region with increased contact area | Dec 13, 2010 | Issued |
Array
(
[id] => 9414248
[patent_doc_number] => 08698285
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-15
[patent_title] => 'Reverse recovery using oxygen-vacancy defects'
[patent_app_type] => utility
[patent_app_number] => 12/967373
[patent_app_country] => US
[patent_app_date] => 2010-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 6099
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12967373
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/967373 | Reverse recovery using oxygen-vacancy defects | Dec 13, 2010 | Issued |