Dakota M Talbert
Examiner (ID: 4286)
Most Active Art Unit | 2841 |
Art Unit(s) | 2841 |
Total Applications | 46 |
Issued Applications | 8 |
Pending Applications | 36 |
Abandoned Applications | 2 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 8232667
[patent_doc_number] => 08198107
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-12
[patent_title] => 'Method for manufacturing light emitting diode assembly'
[patent_app_type] => utility
[patent_app_number] => 12/574799
[patent_app_country] => US
[patent_app_date] => 2009-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3822
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/198/08198107.pdf
[firstpage_image] =>[orig_patent_app_number] => 12574799
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/574799 | Method for manufacturing light emitting diode assembly | Oct 6, 2009 | Issued |
Array
(
[id] => 8802266
[patent_doc_number] => 08440540
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-14
[patent_title] => 'Method for doping a selected portion of a device'
[patent_app_type] => utility
[patent_app_number] => 12/572833
[patent_app_country] => US
[patent_app_date] => 2009-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3414
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12572833
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/572833 | Method for doping a selected portion of a device | Oct 1, 2009 | Issued |
Array
(
[id] => 8317401
[patent_doc_number] => 08232179
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-31
[patent_title] => 'Method to improve wet etch budget in FEOL integration'
[patent_app_type] => utility
[patent_app_number] => 12/571483
[patent_app_country] => US
[patent_app_date] => 2009-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 3823
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 340
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12571483
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/571483 | Method to improve wet etch budget in FEOL integration | Sep 30, 2009 | Issued |
Array
(
[id] => 6375211
[patent_doc_number] => 20100081256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-01
[patent_title] => 'Method for producing group III nitride compound semiconductor element'
[patent_app_type] => utility
[patent_app_number] => 12/585969
[patent_app_country] => US
[patent_app_date] => 2009-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 16520
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0081/20100081256.pdf
[firstpage_image] =>[orig_patent_app_number] => 12585969
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/585969 | Method for producing group III nitride compound semiconductor element | Sep 28, 2009 | Issued |
Array
(
[id] => 6352594
[patent_doc_number] => 20100022057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-28
[patent_title] => 'METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A FIN CHANNEL TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 12/569802
[patent_app_country] => US
[patent_app_date] => 2009-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4201
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0022/20100022057.pdf
[firstpage_image] =>[orig_patent_app_number] => 12569802
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/569802 | METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A FIN CHANNEL TRANSISTOR | Sep 28, 2009 | Abandoned |
Array
(
[id] => 6487469
[patent_doc_number] => 20100093162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-04-15
[patent_title] => 'Method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/585849
[patent_app_country] => US
[patent_app_date] => 2009-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3695
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0093/20100093162.pdf
[firstpage_image] =>[orig_patent_app_number] => 12585849
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/585849 | Method of manufacturing semiconductor device | Sep 24, 2009 | Abandoned |
Array
(
[id] => 6477527
[patent_doc_number] => 20100213434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-26
[patent_title] => 'METHOD OF SYNTHESIZING NANOWIRES'
[patent_app_type] => utility
[patent_app_number] => 12/560768
[patent_app_country] => US
[patent_app_date] => 2009-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4847
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0213/20100213434.pdf
[firstpage_image] =>[orig_patent_app_number] => 12560768
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/560768 | Method of synthesizing nanowires | Sep 15, 2009 | Issued |
Array
(
[id] => 8147119
[patent_doc_number] => 08164137
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-24
[patent_title] => 'Multiple-gate MOS transistor using Si substrate and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/556666
[patent_app_country] => US
[patent_app_date] => 2009-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 6272
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/164/08164137.pdf
[firstpage_image] =>[orig_patent_app_number] => 12556666
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/556666 | Multiple-gate MOS transistor using Si substrate and method of manufacturing the same | Sep 9, 2009 | Issued |
Array
(
[id] => 5925115
[patent_doc_number] => 20110037042
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-17
[patent_title] => 'PHASE CHANGE MEMORY DEVICE WITH PLATED PHASE CHANGE MATERIAL'
[patent_app_type] => utility
[patent_app_number] => 12/541595
[patent_app_country] => US
[patent_app_date] => 2009-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 5663
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20110037042.pdf
[firstpage_image] =>[orig_patent_app_number] => 12541595
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/541595 | Phase change memory device with plated phase change material | Aug 13, 2009 | Issued |
Array
(
[id] => 5364803
[patent_doc_number] => 20090302362
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-10
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/541639
[patent_app_country] => US
[patent_app_date] => 2009-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 10087
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0302/20090302362.pdf
[firstpage_image] =>[orig_patent_app_number] => 12541639
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/541639 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Aug 13, 2009 | Abandoned |
Array
(
[id] => 5364743
[patent_doc_number] => 20090302302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-10
[patent_title] => 'METAL OXIDE RESISTIVE MEMORY AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/533793
[patent_app_country] => US
[patent_app_date] => 2009-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 8077
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0302/20090302302.pdf
[firstpage_image] =>[orig_patent_app_number] => 12533793
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/533793 | METAL OXIDE RESISTIVE MEMORY AND METHOD OF FABRICATING THE SAME | Jul 30, 2009 | Abandoned |
Array
(
[id] => 7774032
[patent_doc_number] => 08119539
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-02-21
[patent_title] => 'Methods of fabricating oxide layers on silicon carbide layers utilizing atomic oxygen'
[patent_app_type] => utility
[patent_app_number] => 12/502582
[patent_app_country] => US
[patent_app_date] => 2009-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 7380
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/119/08119539.pdf
[firstpage_image] =>[orig_patent_app_number] => 12502582
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/502582 | Methods of fabricating oxide layers on silicon carbide layers utilizing atomic oxygen | Jul 13, 2009 | Issued |
Array
(
[id] => 4433210
[patent_doc_number] => 07968911
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-28
[patent_title] => 'Relaxation of a strained layer using a molten layer'
[patent_app_type] => utility
[patent_app_number] => 12/489887
[patent_app_country] => US
[patent_app_date] => 2009-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 4397
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/968/07968911.pdf
[firstpage_image] =>[orig_patent_app_number] => 12489887
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/489887 | Relaxation of a strained layer using a molten layer | Jun 22, 2009 | Issued |
Array
(
[id] => 5461686
[patent_doc_number] => 20090321886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'EPITAXIAL LIFT OFF STACK HAVING A UNIDIRECTIONALLY SHRUNK HANDLE AND METHODS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/475415
[patent_app_country] => US
[patent_app_date] => 2009-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10101
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0321/20090321886.pdf
[firstpage_image] =>[orig_patent_app_number] => 12475415
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/475415 | Epitaxial lift off stack having a unidirectionally shrunk handle and methods thereof | May 28, 2009 | Issued |
Array
(
[id] => 6591563
[patent_doc_number] => 20100001374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-07
[patent_title] => 'EPITAXIAL LIFT OFF STACK HAVING A MULTI-LAYERED HANDLE AND METHODS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/475420
[patent_app_country] => US
[patent_app_date] => 2009-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10101
[patent_no_of_claims] => 46
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20100001374.pdf
[firstpage_image] =>[orig_patent_app_number] => 12475420
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/475420 | Epitaxial lift off stack having a multi-layered handle and methods thereof | May 28, 2009 | Issued |
Array
(
[id] => 5461681
[patent_doc_number] => 20090321881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'EPITAXIAL LIFT OFF STACK HAVING A PRE-CURVED HANDLE AND METHODS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/475406
[patent_app_country] => US
[patent_app_date] => 2009-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10101
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0321/20090321881.pdf
[firstpage_image] =>[orig_patent_app_number] => 12475406
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/475406 | Epitaxial lift off stack having a pre-curved handle and methods thereof | May 28, 2009 | Issued |
Array
(
[id] => 6590746
[patent_doc_number] => 20100001316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-07
[patent_title] => 'EPITAXIAL LIFT OFF STACK HAVING A NON-UNIFORM HANDLE AND METHODS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/475418
[patent_app_country] => US
[patent_app_date] => 2009-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10101
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20100001316.pdf
[firstpage_image] =>[orig_patent_app_number] => 12475418
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/475418 | Epitaxial lift off stack having a non-uniform handle and methods thereof | May 28, 2009 | Issued |
Array
(
[id] => 5461685
[patent_doc_number] => 20090321885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'EPITAXIAL LIFT OFF STACK HAVING A UNIVERSALLY SHRUNK HANDLE AND METHODS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/475411
[patent_app_country] => US
[patent_app_date] => 2009-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10101
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0321/20090321885.pdf
[firstpage_image] =>[orig_patent_app_number] => 12475411
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/475411 | Epitaxial lift off stack having a universally shrunk handle and methods thereof | May 28, 2009 | Issued |
Array
(
[id] => 6256312
[patent_doc_number] => 20100295168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-25
[patent_title] => 'SEMICONDUCTOR PACKAGE USING CONDUCTIVE PLUG TO REPLACE SOLDER BALL'
[patent_app_type] => utility
[patent_app_number] => 12/470134
[patent_app_country] => US
[patent_app_date] => 2009-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4394
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0295/20100295168.pdf
[firstpage_image] =>[orig_patent_app_number] => 12470134
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/470134 | SEMICONDUCTOR PACKAGE USING CONDUCTIVE PLUG TO REPLACE SOLDER BALL | May 20, 2009 | Abandoned |
Array
(
[id] => 5530657
[patent_doc_number] => 20090230445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-17
[patent_title] => 'Magnetic Memory Devices Including Conductive Capping Layers'
[patent_app_type] => utility
[patent_app_number] => 12/435664
[patent_app_country] => US
[patent_app_date] => 2009-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5552
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20090230445.pdf
[firstpage_image] =>[orig_patent_app_number] => 12435664
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/435664 | Magnetic Memory Devices Including Conductive Capping Layers | May 4, 2009 | Abandoned |