
Dana Farahani
Examiner (ID: 17926)
| Most Active Art Unit | 2814 |
| Art Unit(s) | 2829, 2814, 2891 |
| Total Applications | 278 |
| Issued Applications | 209 |
| Pending Applications | 8 |
| Abandoned Applications | 61 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6821802
[patent_doc_number] => 20030219963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-27
[patent_title] => 'Self-aligned method for fabricating epitaxial base bipolar transistor device'
[patent_app_type] => new
[patent_app_number] => 10/154068
[patent_app_country] => US
[patent_app_date] => 2002-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5501
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0219/20030219963.pdf
[firstpage_image] =>[orig_patent_app_number] => 10154068
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/154068 | Self-aligned method for fabricating epitaxial base bipolar transistor device | May 22, 2002 | Abandoned |
Array
(
[id] => 1059490
[patent_doc_number] => 06852580
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-08
[patent_title] => 'Method of fabricating semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/150326
[patent_app_country] => US
[patent_app_date] => 2002-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 5661
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/852/06852580.pdf
[firstpage_image] =>[orig_patent_app_number] => 10150326
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/150326 | Method of fabricating semiconductor device | May 19, 2002 | Issued |
Array
(
[id] => 1164046
[patent_doc_number] => 06762918
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-07-13
[patent_title] => 'Fault free fuse network'
[patent_app_type] => B2
[patent_app_number] => 10/063858
[patent_app_country] => US
[patent_app_date] => 2002-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2073
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/762/06762918.pdf
[firstpage_image] =>[orig_patent_app_number] => 10063858
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/063858 | Fault free fuse network | May 19, 2002 | Issued |
Array
(
[id] => 1197709
[patent_doc_number] => 06727525
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-04-27
[patent_title] => 'Diode comprising a metal semiconductor contact and a method for the production thereof'
[patent_app_type] => B1
[patent_app_number] => 10/030309
[patent_app_country] => US
[patent_app_date] => 2002-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2966
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/727/06727525.pdf
[firstpage_image] =>[orig_patent_app_number] => 10030309
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/030309 | Diode comprising a metal semiconductor contact and a method for the production thereof | May 12, 2002 | Issued |
Array
(
[id] => 6662128
[patent_doc_number] => 20030201454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-30
[patent_title] => 'Trench IGBT'
[patent_app_type] => new
[patent_app_number] => 10/132549
[patent_app_country] => US
[patent_app_date] => 2002-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2392
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20030201454.pdf
[firstpage_image] =>[orig_patent_app_number] => 10132549
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/132549 | Trench IGBT | Apr 24, 2002 | Issued |
Array
(
[id] => 6807236
[patent_doc_number] => 20030197175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-23
[patent_title] => 'Test structure for evaluating antenna effects'
[patent_app_type] => new
[patent_app_number] => 10/063389
[patent_app_country] => US
[patent_app_date] => 2002-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2367
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20030197175.pdf
[firstpage_image] =>[orig_patent_app_number] => 10063389
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/063389 | Test structure for evaluating antenna effects | Apr 16, 2002 | Abandoned |
Array
(
[id] => 6863708
[patent_doc_number] => 20030189234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-09
[patent_title] => 'Hall effect device'
[patent_app_type] => new
[patent_app_number] => 10/118499
[patent_app_country] => US
[patent_app_date] => 2002-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6282
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20030189234.pdf
[firstpage_image] =>[orig_patent_app_number] => 10118499
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/118499 | Hall effect device | Apr 8, 2002 | Abandoned |
Array
(
[id] => 6254303
[patent_doc_number] => 20020185645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-12-12
[patent_title] => 'Overvoltage protection device'
[patent_app_type] => new
[patent_app_number] => 10/117529
[patent_app_country] => US
[patent_app_date] => 2002-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2263
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0185/20020185645.pdf
[firstpage_image] =>[orig_patent_app_number] => 10117529
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/117529 | Overvoltage protection device | Apr 3, 2002 | Issued |
Array
(
[id] => 6635045
[patent_doc_number] => 20030006413
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-09
[patent_title] => 'Semiconductor test system and associated methods for wafer level acceptance testing'
[patent_app_type] => new
[patent_app_number] => 10/117378
[patent_app_country] => US
[patent_app_date] => 2002-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 14165
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20030006413.pdf
[firstpage_image] =>[orig_patent_app_number] => 10117378
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/117378 | Semiconductor test system and associated methods for wafer level acceptance testing | Apr 2, 2002 | Abandoned |
Array
(
[id] => 449731
[patent_doc_number] => 07250639
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-07-31
[patent_title] => 'Insulated gate bipolar transistor'
[patent_app_type] => utility
[patent_app_number] => 10/109838
[patent_app_country] => US
[patent_app_date] => 2002-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 6792
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 256
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/250/07250639.pdf
[firstpage_image] =>[orig_patent_app_number] => 10109838
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/109838 | Insulated gate bipolar transistor | Mar 31, 2002 | Issued |
Array
(
[id] => 6727739
[patent_doc_number] => 20030183929
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-02
[patent_title] => 'System and method for reconditioning electronic components'
[patent_app_type] => new
[patent_app_number] => 10/109278
[patent_app_country] => US
[patent_app_date] => 2002-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5064
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0183/20030183929.pdf
[firstpage_image] =>[orig_patent_app_number] => 10109278
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/109278 | System and method for reconditioning electronic components | Mar 27, 2002 | Abandoned |
Array
(
[id] => 6686347
[patent_doc_number] => 20030030070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-02-13
[patent_title] => 'Bipolar transistor'
[patent_app_type] => new
[patent_app_number] => 10/103743
[patent_app_country] => US
[patent_app_date] => 2002-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6953
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0030/20030030070.pdf
[firstpage_image] =>[orig_patent_app_number] => 10103743
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/103743 | Bipolar transistor | Mar 24, 2002 | Abandoned |
Array
(
[id] => 6506345
[patent_doc_number] => 20020134999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-26
[patent_title] => 'Semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/102828
[patent_app_country] => US
[patent_app_date] => 2002-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3068
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0134/20020134999.pdf
[firstpage_image] =>[orig_patent_app_number] => 10102828
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/102828 | Semiconductor device | Mar 21, 2002 | Abandoned |
Array
(
[id] => 5856352
[patent_doc_number] => 20020121668
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-05
[patent_title] => 'ESD protection configuration for signal inputs and outputs in semiconductor devices with substrate isolation'
[patent_app_type] => new
[patent_app_number] => 10/100238
[patent_app_country] => US
[patent_app_date] => 2002-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2236
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20020121668.pdf
[firstpage_image] =>[orig_patent_app_number] => 10100238
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/100238 | ESD protection configuration for signal inputs and outputs in semiconductor devices with substrate isolation | Mar 17, 2002 | Issued |
Array
(
[id] => 1229944
[patent_doc_number] => 06696728
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-02-24
[patent_title] => 'Super-junction semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 10/099449
[patent_app_country] => US
[patent_app_date] => 2002-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6717
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/696/06696728.pdf
[firstpage_image] =>[orig_patent_app_number] => 10099449
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/099449 | Super-junction semiconductor device | Mar 14, 2002 | Issued |
Array
(
[id] => 5840313
[patent_doc_number] => 20020130366
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-19
[patent_title] => 'ESD protection circuit for a semiconductor integrated circuit'
[patent_app_type] => new
[patent_app_number] => 10/099708
[patent_app_country] => US
[patent_app_date] => 2002-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 12991
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0130/20020130366.pdf
[firstpage_image] =>[orig_patent_app_number] => 10099708
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/099708 | ESD protection circuit for a semiconductor integrated circuit | Mar 14, 2002 | Issued |
Array
(
[id] => 1309655
[patent_doc_number] => 06610262
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-26
[patent_title] => 'Depletion mode SCR for low capacitance ESD input protection'
[patent_app_type] => B1
[patent_app_number] => 10/086259
[patent_app_country] => US
[patent_app_date] => 2002-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 2599
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/610/06610262.pdf
[firstpage_image] =>[orig_patent_app_number] => 10086259
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/086259 | Depletion mode SCR for low capacitance ESD input protection | Mar 3, 2002 | Issued |
Array
(
[id] => 5900901
[patent_doc_number] => 20020139969
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-03
[patent_title] => 'High frequency semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/084919
[patent_app_country] => US
[patent_app_date] => 2002-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1542
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0139/20020139969.pdf
[firstpage_image] =>[orig_patent_app_number] => 10084919
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/084919 | High frequency semiconductor device | Feb 28, 2002 | Issued |
Array
(
[id] => 6758794
[patent_doc_number] => 20030122155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-03
[patent_title] => 'Semiconductor device applied to a variable capacitance capacitor and amplifier'
[patent_app_type] => new
[patent_app_number] => 10/084148
[patent_app_country] => US
[patent_app_date] => 2002-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5004
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0122/20030122155.pdf
[firstpage_image] =>[orig_patent_app_number] => 10084148
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/084148 | Semiconductor device applied to a variable capacitance capacitor and amplifier | Feb 27, 2002 | Issued |
Array
(
[id] => 1101675
[patent_doc_number] => 06815304
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-09
[patent_title] => 'Silicon carbide bipolar junction transistor with overgrown base region'
[patent_app_type] => B2
[patent_app_number] => 10/079893
[patent_app_country] => US
[patent_app_date] => 2002-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 7493
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/815/06815304.pdf
[firstpage_image] =>[orig_patent_app_number] => 10079893
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/079893 | Silicon carbide bipolar junction transistor with overgrown base region | Feb 21, 2002 | Issued |