Dana Lynne Meyrow
Examiner (ID: 11885, Phone: (571)272-6034 , Office: P/2916 )
Most Active Art Unit | 2916 |
Art Unit(s) | 2912, 2916 |
Total Applications | 2854 |
Issued Applications | 2822 |
Pending Applications | 0 |
Abandoned Applications | 30 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 10687443
[patent_doc_number] => 20160033588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-04
[patent_title] => 'Magnetic-Field Sensing Device'
[patent_app_type] => utility
[patent_app_number] => 14/819320
[patent_app_country] => US
[patent_app_date] => 2015-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2962
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14819320
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/819320 | Magnetic-Field Sensing Device | Aug 4, 2015 | Abandoned |
Array
(
[id] => 10455432
[patent_doc_number] => 20150340447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-26
[patent_title] => 'SURFACE PROFILE FOR SEMICONDUCTOR REGION'
[patent_app_type] => utility
[patent_app_number] => 14/816503
[patent_app_country] => US
[patent_app_date] => 2015-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4795
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14816503
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/816503 | Surface profile for semiconductor region | Aug 2, 2015 | Issued |
Array
(
[id] => 10418301
[patent_doc_number] => 20150303311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-22
[patent_title] => 'METAL OXIDE TFT WITH IMPROVED STABILITY AND MOBILITY'
[patent_app_type] => utility
[patent_app_number] => 14/753460
[patent_app_country] => US
[patent_app_date] => 2015-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4384
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14753460
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/753460 | Metal oxide TFT with improved stability and mobility | Jun 28, 2015 | Issued |
Array
(
[id] => 10809781
[patent_doc_number] => 20160155940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-02
[patent_title] => 'INORGANIC LIGHT EMITTING MEMORY AND METHOD FOR PRODUCING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/679600
[patent_app_country] => US
[patent_app_date] => 2015-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4671
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14679600
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/679600 | INORGANIC LIGHT EMITTING MEMORY AND METHOD FOR PRODUCING THE SAME | Apr 5, 2015 | Abandoned |
Array
(
[id] => 10617755
[patent_doc_number] => 09337205
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-05-10
[patent_title] => 'Butted contact shape to improve SRAM leakage current'
[patent_app_type] => utility
[patent_app_number] => 14/662326
[patent_app_country] => US
[patent_app_date] => 2015-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4854
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14662326
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/662326 | Butted contact shape to improve SRAM leakage current | Mar 18, 2015 | Issued |
Array
(
[id] => 10158549
[patent_doc_number] => 09190333
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-17
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/542253
[patent_app_country] => US
[patent_app_date] => 2014-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 10104
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14542253
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/542253 | Semiconductor device and manufacturing method thereof | Nov 13, 2014 | Issued |
Array
(
[id] => 11221710
[patent_doc_number] => 09450054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-20
[patent_title] => 'Dislocation in SiC semiconductor substrate'
[patent_app_type] => utility
[patent_app_number] => 14/535642
[patent_app_country] => US
[patent_app_date] => 2014-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 8710
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14535642
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/535642 | Dislocation in SiC semiconductor substrate | Nov 6, 2014 | Issued |
Array
(
[id] => 11221710
[patent_doc_number] => 09450054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-20
[patent_title] => 'Dislocation in SiC semiconductor substrate'
[patent_app_type] => utility
[patent_app_number] => 14/535642
[patent_app_country] => US
[patent_app_date] => 2014-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 8710
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14535642
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/535642 | Dislocation in SiC semiconductor substrate | Nov 6, 2014 | Issued |
Array
(
[id] => 11221710
[patent_doc_number] => 09450054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-20
[patent_title] => 'Dislocation in SiC semiconductor substrate'
[patent_app_type] => utility
[patent_app_number] => 14/535642
[patent_app_country] => US
[patent_app_date] => 2014-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 8710
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14535642
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/535642 | Dislocation in SiC semiconductor substrate | Nov 6, 2014 | Issued |
Array
(
[id] => 11221710
[patent_doc_number] => 09450054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-20
[patent_title] => 'Dislocation in SiC semiconductor substrate'
[patent_app_type] => utility
[patent_app_number] => 14/535642
[patent_app_country] => US
[patent_app_date] => 2014-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 8710
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14535642
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/535642 | Dislocation in SiC semiconductor substrate | Nov 6, 2014 | Issued |
Array
(
[id] => 12355428
[patent_doc_number] => 09953989
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-24
[patent_title] => Antifuse array and method of forming antifuse using anodic oxidation
[patent_app_type] => utility
[patent_app_number] => 14/527885
[patent_app_country] => US
[patent_app_date] => 2014-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 56
[patent_no_of_words] => 8245
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14527885
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/527885 | Antifuse array and method of forming antifuse using anodic oxidation | Oct 29, 2014 | Issued |
Array
(
[id] => 10132010
[patent_doc_number] => 09165850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-20
[patent_title] => 'Compensating for warpage of a flip chip package by varying heights of a redistribution layer on an integrated circuit chip'
[patent_app_type] => utility
[patent_app_number] => 14/525682
[patent_app_country] => US
[patent_app_date] => 2014-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 10121
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14525682
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/525682 | Compensating for warpage of a flip chip package by varying heights of a redistribution layer on an integrated circuit chip | Oct 27, 2014 | Issued |
Array
(
[id] => 9905923
[patent_doc_number] => 20150061123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-05
[patent_title] => 'Semiconductor Device and Method for Forming Openings and Trenches in Insulating Layer by First LDA and Second LDA for RDL Formation'
[patent_app_type] => utility
[patent_app_number] => 14/512614
[patent_app_country] => US
[patent_app_date] => 2014-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 8954
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14512614
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/512614 | Semiconductor device and method for forming openings and trenches in insulating layer by first LDA and second LDA for RDL formation | Oct 12, 2014 | Issued |
Array
(
[id] => 9809605
[patent_doc_number] => 20150021550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-22
[patent_title] => 'Semiconductor Structure having Nanocrystalline Core and Nanocrystalline Shell Pairing with Compositional Transition Layer'
[patent_app_type] => utility
[patent_app_number] => 14/506513
[patent_app_country] => US
[patent_app_date] => 2014-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 16690
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14506513
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/506513 | Semiconductor Structure having Nanocrystalline Core and Nanocrystalline Shell Pairing with Compositional Transition Layer | Oct 2, 2014 | Abandoned |
Array
(
[id] => 9789515
[patent_doc_number] => 20150001459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'PHASE CHANGE MEMORY CELL WITH LARGE ELECTRODE CONTACT AREA'
[patent_app_type] => utility
[patent_app_number] => 14/490990
[patent_app_country] => US
[patent_app_date] => 2014-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3664
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14490990
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/490990 | Phase change memory cell with large electrode contact area | Sep 18, 2014 | Issued |
Array
(
[id] => 9809595
[patent_doc_number] => 20150021541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-22
[patent_title] => 'RESISTIVE MEMORY HAVING CONFINED FILAMENT FORMATION'
[patent_app_type] => utility
[patent_app_number] => 14/478408
[patent_app_country] => US
[patent_app_date] => 2014-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4694
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14478408
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/478408 | Resistive memory having confined filament formation | Sep 4, 2014 | Issued |
Array
(
[id] => 10958321
[patent_doc_number] => 20140361346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-11
[patent_title] => 'SOLID-STATE IMAGE PICKUP DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/466809
[patent_app_country] => US
[patent_app_date] => 2014-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8050
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14466809
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/466809 | Solid-state image pickup device | Aug 21, 2014 | Issued |
Array
(
[id] => 10942096
[patent_doc_number] => 20140345117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-27
[patent_title] => 'SEMICONDUCTOR DEVICE WITH THERMAL DISSIPATION LEAD FRAME'
[patent_app_type] => utility
[patent_app_number] => 14/455945
[patent_app_country] => US
[patent_app_date] => 2014-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4329
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14455945
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/455945 | SEMICONDUCTOR DEVICE WITH THERMAL DISSIPATION LEAD FRAME | Aug 10, 2014 | Abandoned |
Array
(
[id] => 12147731
[patent_doc_number] => 09881993
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-30
[patent_title] => 'Method of forming semiconductor structure with horizontal gate all around structure'
[patent_app_type] => utility
[patent_app_number] => 14/317069
[patent_app_country] => US
[patent_app_date] => 2014-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 27
[patent_no_of_words] => 5078
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14317069
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/317069 | Method of forming semiconductor structure with horizontal gate all around structure | Jun 26, 2014 | Issued |
Array
(
[id] => 11333734
[patent_doc_number] => 09524986
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-20
[patent_title] => 'Trapping dislocations in high-mobility fins below isolation layer'
[patent_app_type] => utility
[patent_app_number] => 14/315362
[patent_app_country] => US
[patent_app_date] => 2014-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3724
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14315362
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/315362 | Trapping dislocations in high-mobility fins below isolation layer | Jun 25, 2014 | Issued |