Daniel D. Chang

Array ( [id] => 6662471 [patent_doc_number] => 20030201797 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-30 [patent_title] => 'Method and apparatus for asynchronously controlling a high-capacity domino pipeline' [patent_app_type] => new [patent_app_number] => 10/200830 [patent_app_country] => US [patent_app_date] => 2002-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4911 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20030201797.pdf [firstpage_image] =>[orig_patent_app_number] => 10200830 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6318488 [patent_doc_number] => 20020196049 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-26 [patent_title] => 'LSI device capable of adjusting the output impedance to match the characteristic impedance' [patent_app_type] => new [patent_app_number] => 10/176657 [patent_app_country] => US [patent_app_date] => 2002-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6533 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20020196049.pdf [firstpage_image] =>[orig_patent_app_number] => 10176657 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1125770 [patent_doc_number] => 06794902 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-21 [patent_title] => 'Virtual ground circuit' [patent_app_type] => B2 [patent_app_number] => 10/172574 [patent_app_country] => US [patent_app_date] => 2002-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2232 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/794/06794902.pdf [firstpage_image] =>[orig_patent_app_number] => 10172574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1246925 [patent_doc_number] => 06677781 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-01-13 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => B2 [patent_app_number] => 10/170369 [patent_app_country] => US [patent_app_date] => 2002-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5196 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/677/06677781.pdf [firstpage_image] =>[orig_patent_app_number] => 10170369 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6448999 [patent_doc_number] => 20020149503 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-17 [patent_title] => 'Phase-locked oscillator with improved digital integrator' [patent_app_type] => new [patent_app_number] => 10/170160 [patent_app_country] => US [patent_app_date] => 2002-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 15244 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0149/20020149503.pdf [firstpage_image] =>[orig_patent_app_number] => 10170160 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1138595 [patent_doc_number] => 06789099 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-07 [patent_title] => 'Sense-amp based adder with source follower evaluation tree' [patent_app_type] => B2 [patent_app_number] => 10/167170 [patent_app_country] => US [patent_app_date] => 2002-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 3289 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/789/06789099.pdf [firstpage_image] =>[orig_patent_app_number] => 10167170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1081648 [patent_doc_number] => 06836145 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-28 [patent_title] => 'Programming circuit and method having extended duration programming capabilities' [patent_app_type] => B2 [patent_app_number] => 10/165666 [patent_app_country] => US [patent_app_date] => 2002-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6070 [patent_no_of_claims] => 87 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/836/06836145.pdf [firstpage_image] =>[orig_patent_app_number] => 10165666 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1537021 [patent_doc_number] => 06489808 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-12-03 [patent_title] => 'Buffer circuit capable of carrying out interface with a high speed' [patent_app_type] => B2 [patent_app_number] => 10/155976 [patent_app_country] => US [patent_app_date] => 2002-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4005 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/489/06489808.pdf [firstpage_image] =>[orig_patent_app_number] => 10155976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1214759 [patent_doc_number] => 06710623 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-23 [patent_title] => 'Cascadable bus based crossbar switching in a programmable logic device' [patent_app_type] => B1 [patent_app_number] => 10/150179 [patent_app_country] => US [patent_app_date] => 2002-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 9849 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/710/06710623.pdf [firstpage_image] =>[orig_patent_app_number] => 10150179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6430284 [patent_doc_number] => 20020175699 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'Semiconductor integrated circuit device and fault-detecting method of a semiconductor integrated circuit device' [patent_app_type] => new [patent_app_number] => 10/143880 [patent_app_country] => US [patent_app_date] => 2002-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 6019 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20020175699.pdf [firstpage_image] =>[orig_patent_app_number] => 10143880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1083802 [patent_doc_number] => 06833731 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-12-21 [patent_title] => 'Electronic circuit for a method for storing information, said circuit comprising ferroelectric flip-flops' [patent_app_type] => B1 [patent_app_number] => 10/070025 [patent_app_country] => US [patent_app_date] => 2002-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 7447 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/833/06833731.pdf [firstpage_image] =>[orig_patent_app_number] => 10070025 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6109324 [patent_doc_number] => 20020172151 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-21 [patent_title] => 'Transmission circuit, data transfer control device, and electronic equipment' [patent_app_type] => new [patent_app_number] => 10/142066 [patent_app_country] => US [patent_app_date] => 2002-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 13132 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0172/20020172151.pdf [firstpage_image] =>[orig_patent_app_number] => 10142066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6615814 [patent_doc_number] => 20030210076 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Contact ring architecture' [patent_app_type] => new [patent_app_number] => 10/140967 [patent_app_country] => US [patent_app_date] => 2002-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2547 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0210/20030210076.pdf [firstpage_image] =>[orig_patent_app_number] => 10140967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6045000 [patent_doc_number] => 20020167334 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-14 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => new [patent_app_number] => 10/141165 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7664 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20020167334.pdf [firstpage_image] =>[orig_patent_app_number] => 10141165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1172975 [patent_doc_number] => 06753701 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-22 [patent_title] => 'Data-sampling strobe signal generator and input buffer using the same' [patent_app_type] => B2 [patent_app_number] => 10/138268 [patent_app_country] => US [patent_app_date] => 2002-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2998 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/753/06753701.pdf [firstpage_image] =>[orig_patent_app_number] => 10138268 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6662470 [patent_doc_number] => 20030201796 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-30 [patent_title] => 'Method and apparatus for asynchronously controlling domino logic gates' [patent_app_type] => new [patent_app_number] => 10/135166 [patent_app_country] => US [patent_app_date] => 2002-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5210 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20030201796.pdf [firstpage_image] =>[orig_patent_app_number] => 10135166 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1128974 [patent_doc_number] => 06791357 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-09-14 [patent_title] => 'Bus signal hold cell, bus system, and method' [patent_app_type] => B2 [patent_app_number] => 10/132780 [patent_app_country] => US [patent_app_date] => 2002-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 5388 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/791/06791357.pdf [firstpage_image] =>[orig_patent_app_number] => 10132780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1142151 [patent_doc_number] => 06781408 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-24 [patent_title] => 'Programmable logic device with routing channels' [patent_app_type] => B1 [patent_app_number] => 10/132873 [patent_app_country] => US [patent_app_date] => 2002-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 6037 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/781/06781408.pdf [firstpage_image] =>[orig_patent_app_number] => 10132873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1194099 [patent_doc_number] => 06731137 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-04 [patent_title] => 'Programmable, staged, bus hold and weak pull-up for bi-directional I/O' [patent_app_type] => B1 [patent_app_number] => 10/131976 [patent_app_country] => US [patent_app_date] => 2002-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4154 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/731/06731137.pdf [firstpage_image] =>[orig_patent_app_number] => 10131976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5918668 [patent_doc_number] => 20020113616 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-22 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => new [patent_app_number] => 10/128263 [patent_app_country] => US [patent_app_date] => 2002-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 15663 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0113/20020113616.pdf [firstpage_image] =>[orig_patent_app_number] => 10128263 [rel_patent_id] =>[rel_patent_doc_number] =>)