Daniel D. Chang

Array ( [id] => 4614639 [patent_doc_number] => 07990082 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-02 [patent_title] => 'Methods and systems for operating and controlling theatrical lighting' [patent_app_type] => utility [patent_app_number] => 12/287650 [patent_app_country] => US [patent_app_date] => 2008-10-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 5362 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/990/07990082.pdf [firstpage_image] =>[orig_patent_app_number] => 12287650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6343625 [patent_doc_number] => 20100084994 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-08 [patent_title] => 'Energy-saving drive device for controlling an led heat dissipation temperature' [patent_app_type] => utility [patent_app_number] => 12/285435 [patent_app_country] => US [patent_app_date] => 2008-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2859 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0084/20100084994.pdf [firstpage_image] =>[orig_patent_app_number] => 12285435 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 65463 [patent_doc_number] => 07759969 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-20 [patent_title] => 'Programmable logic devices comprising time multiplexed programmable interconnect' [patent_app_type] => utility [patent_app_number] => 12/245753 [patent_app_country] => US [patent_app_date] => 2008-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 37 [patent_no_of_words] => 15893 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/759/07759969.pdf [firstpage_image] =>[orig_patent_app_number] => 12245753 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5380202 [patent_doc_number] => 20090192041 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-30 [patent_title] => 'SYSTEMS, DEVICES, AND METHODS FOR CONTROLLABLY COUPLING QUBITS' [patent_app_type] => utility [patent_app_number] => 12/242133 [patent_app_country] => US [patent_app_date] => 2008-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6476 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0192/20090192041.pdf [firstpage_image] =>[orig_patent_app_number] => 12242133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9021135 [patent_doc_number] => 08531122 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-09-10 [patent_title] => 'Circuit arrangement and method for operation of a discharge lamp' [patent_app_type] => utility [patent_app_number] => 13/119204 [patent_app_country] => US [patent_app_date] => 2008-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3126 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13119204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5450386 [patent_doc_number] => 20090066422 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-12 [patent_title] => 'DYNAMICALLY CONTROLLED OUTPUT SLEW RATE PAD DRIVER' [patent_app_type] => utility [patent_app_number] => 12/208040 [patent_app_country] => US [patent_app_date] => 2008-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8151 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0066/20090066422.pdf [firstpage_image] =>[orig_patent_app_number] => 12208040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6568242 [patent_doc_number] => 20100060315 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-11 [patent_title] => 'HIGH CAPACITIVE LOAD AND NOISE TOLERANT SYSTEM AND METHOD FOR CONTROLLING THE DRIVE STRENGTH OF OUTPUT DRIVERS IN INTEGRATED CIRCUIT DEVICES' [patent_app_type] => utility [patent_app_number] => 12/207179 [patent_app_country] => US [patent_app_date] => 2008-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4676 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20100060315.pdf [firstpage_image] =>[orig_patent_app_number] => 12207179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5401799 [patent_doc_number] => 20090237112 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-09-24 [patent_title] => 'DATA TRANSFER CABLE FOR PROGRAMMABLE LOGIC DEVICES' [patent_app_type] => utility [patent_app_number] => 12/205927 [patent_app_country] => US [patent_app_date] => 2008-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3701 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0237/20090237112.pdf [firstpage_image] =>[orig_patent_app_number] => 12205927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6568181 [patent_doc_number] => 20100060309 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-11 [patent_title] => 'MULTI-ROW BLOCK SUPPORTING ROW LEVEL REDUNDANCY IN A PLD' [patent_app_type] => utility [patent_app_number] => 12/206616 [patent_app_country] => US [patent_app_date] => 2008-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7045 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0060/20100060309.pdf [firstpage_image] =>[orig_patent_app_number] => 12206616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14980 [patent_doc_number] => 07804321 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-28 [patent_title] => 'Circuits and methods for testing FPGA routing switches' [patent_app_type] => utility [patent_app_number] => 12/205656 [patent_app_country] => US [patent_app_date] => 2008-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 15 [patent_no_of_words] => 7262 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/804/07804321.pdf [firstpage_image] =>[orig_patent_app_number] => 12205656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 103475 [patent_doc_number] => 07728626 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-01 [patent_title] => 'Memory utilizing oxide nanolaminates' [patent_app_type] => utility [patent_app_number] => 12/205338 [patent_app_country] => US [patent_app_date] => 2008-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 13518 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/728/07728626.pdf [firstpage_image] =>[orig_patent_app_number] => 12205338 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7589207 [patent_doc_number] => 07663406 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-16 [patent_title] => 'Output circuit' [patent_app_type] => utility [patent_app_number] => 12/202780 [patent_app_country] => US [patent_app_date] => 2008-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5165 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/663/07663406.pdf [firstpage_image] =>[orig_patent_app_number] => 12202780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5320507 [patent_doc_number] => 20090058497 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-05 [patent_title] => 'METHOD TO REDUCE THE PIN COUNT ON AN INTEGRATED CIRCUIT AND ASSOCIATED APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/201893 [patent_app_country] => US [patent_app_date] => 2008-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2569 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20090058497.pdf [firstpage_image] =>[orig_patent_app_number] => 12201893 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5414032 [patent_doc_number] => 20090039919 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-12 [patent_title] => 'DYNAMIC AND DIFFERENTIAL CMOS LOGIC WITH SIGNAL-INDEPENDENT POWER CONSUMPTION TO WITHSTAND DIFFERENTIAL POWER ANALYSIS' [patent_app_type] => utility [patent_app_number] => 12/191144 [patent_app_country] => US [patent_app_date] => 2008-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 6232 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20090039919.pdf [firstpage_image] =>[orig_patent_app_number] => 12191144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 123140 [patent_doc_number] => 07710149 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-05-04 [patent_title] => 'Input buffer for multiple differential I/O standards' [patent_app_type] => utility [patent_app_number] => 12/190530 [patent_app_country] => US [patent_app_date] => 2008-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 9046 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/710/07710149.pdf [firstpage_image] =>[orig_patent_app_number] => 12190530 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5444620 [patent_doc_number] => 20090045846 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-19 [patent_title] => 'ADVANCED REPEATER WITH DUTY CYCLE ADJUSTMENT' [patent_app_type] => utility [patent_app_number] => 12/181221 [patent_app_country] => US [patent_app_date] => 2008-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2852 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20090045846.pdf [firstpage_image] =>[orig_patent_app_number] => 12181221 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 331031 [patent_doc_number] => 07511530 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-03-31 [patent_title] => 'Nodal charge compensation for SST driver having data mux in output stage' [patent_app_type] => utility [patent_app_number] => 12/179957 [patent_app_country] => US [patent_app_date] => 2008-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3896 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 293 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/511/07511530.pdf [firstpage_image] =>[orig_patent_app_number] => 12179957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 34072 [patent_doc_number] => 07791430 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-09-07 [patent_title] => 'Low pass metal powder filter' [patent_app_type] => utility [patent_app_number] => 12/173289 [patent_app_country] => US [patent_app_date] => 2008-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 9631 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/791/07791430.pdf [firstpage_image] =>[orig_patent_app_number] => 12173289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4518803 [patent_doc_number] => 07911232 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-22 [patent_title] => 'Input/output signal controller' [patent_app_type] => utility [patent_app_number] => 12/811771 [patent_app_country] => US [patent_app_date] => 2008-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4493 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/911/07911232.pdf [firstpage_image] =>[orig_patent_app_number] => 12811771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8643328 [patent_doc_number] => 08368318 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'Pocket tool with a light pointer' [patent_app_type] => utility [patent_app_number] => 12/668742 [patent_app_country] => US [patent_app_date] => 2008-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5781 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12668742 [rel_patent_id] =>[rel_patent_doc_number] =>)