Daniel D. Chang

Array ( [id] => 5514 [patent_doc_number] => 07816947 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-10-19 [patent_title] => 'Method and apparatus for providing a non-volatile programmable transistor' [patent_app_type] => utility [patent_app_number] => 12/059509 [patent_app_country] => US [patent_app_date] => 2008-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7897 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/816/07816947.pdf [firstpage_image] =>[orig_patent_app_number] => 12059509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5470527 [patent_doc_number] => 20090243693 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-01 [patent_title] => 'CIRCUIT FOR PROVIDING DETERMINISTIC LOGIC LEVEL IN OUTPUT CIRCUIT WHEN A POWER SUPPLY IS GROUNDED' [patent_app_type] => utility [patent_app_number] => 12/058802 [patent_app_country] => US [patent_app_date] => 2008-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2449 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0243/20090243693.pdf [firstpage_image] =>[orig_patent_app_number] => 12058802 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 143081 [patent_doc_number] => 07688113 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-30 [patent_title] => 'Current driver suitable for use in a shared bus environment' [patent_app_type] => utility [patent_app_number] => 12/059906 [patent_app_country] => US [patent_app_date] => 2008-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 6409 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/688/07688113.pdf [firstpage_image] =>[orig_patent_app_number] => 12059906 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8295052 [patent_doc_number] => 08222830 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-17 [patent_title] => 'Discharge lamp lighting device, lighting fixture, and lighting system' [patent_app_type] => utility [patent_app_number] => 12/531554 [patent_app_country] => US [patent_app_date] => 2008-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 5576 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12531554 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 342091 [patent_doc_number] => 07501849 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-10 [patent_title] => 'Latch-up prevention circuitry for integrated circuits with transistor body biasing' [patent_app_type] => utility [patent_app_number] => 12/044864 [patent_app_country] => US [patent_app_date] => 2008-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 9700 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/501/07501849.pdf [firstpage_image] =>[orig_patent_app_number] => 12044864 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 133100 [patent_doc_number] => 07701251 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-04-20 [patent_title] => 'Methods and apparatus for implementing a stacked memory programmable integrated circuit system in package' [patent_app_type] => utility [patent_app_number] => 12/043843 [patent_app_country] => US [patent_app_date] => 2008-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4724 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/701/07701251.pdf [firstpage_image] =>[orig_patent_app_number] => 12043843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8578421 [patent_doc_number] => 08344635 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-01 [patent_title] => 'Driving regulation method for bipolar transistors in electronic ballast and the device thereof' [patent_app_type] => utility [patent_app_number] => 12/531909 [patent_app_country] => US [patent_app_date] => 2008-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2364 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12531909 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6241206 [patent_doc_number] => 20100134029 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-03 [patent_title] => 'METHOD OF IGNITION REGULATION OF DISCHARGE LAMP AND THE CORRESPONDING ELECTRONIC BALLAST CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/531908 [patent_app_country] => US [patent_app_date] => 2008-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2574 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20100134029.pdf [firstpage_image] =>[orig_patent_app_number] => 12531908 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 123156 [patent_doc_number] => 07710160 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-04 [patent_title] => 'Stacked inverter delay chain' [patent_app_type] => utility [patent_app_number] => 12/037884 [patent_app_country] => US [patent_app_date] => 2008-02-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3354 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/710/07710160.pdf [firstpage_image] =>[orig_patent_app_number] => 12037884 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4864317 [patent_doc_number] => 20080143376 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-19 [patent_title] => 'LEAKAGE EFFICIENT ANTI-GLITCH FILTER' [patent_app_type] => utility [patent_app_number] => 12/033712 [patent_app_country] => US [patent_app_date] => 2008-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5133 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0143/20080143376.pdf [firstpage_image] =>[orig_patent_app_number] => 12033712 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4434116 [patent_doc_number] => 07969184 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-06-28 [patent_title] => 'Configurable high speed high voltage input/output circuit for an IC' [patent_app_type] => utility [patent_app_number] => 12/032638 [patent_app_country] => US [patent_app_date] => 2008-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 9240 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/969/07969184.pdf [firstpage_image] =>[orig_patent_app_number] => 12032638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 260562 [patent_doc_number] => 07573292 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-08-11 [patent_title] => 'Pre-programmed integrated circuit including programmable logic' [patent_app_type] => utility [patent_app_number] => 12/032559 [patent_app_country] => US [patent_app_date] => 2008-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4923 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/573/07573292.pdf [firstpage_image] =>[orig_patent_app_number] => 12032559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 134285 [patent_doc_number] => 07696782 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-13 [patent_title] => 'Programmable core for implementing logic change' [patent_app_type] => utility [patent_app_number] => 12/032193 [patent_app_country] => US [patent_app_date] => 2008-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 8758 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/696/07696782.pdf [firstpage_image] =>[orig_patent_app_number] => 12032193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 221538 [patent_doc_number] => 07609084 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-27 [patent_title] => 'Output level stabilization circuit and CML circuit using the same' [patent_app_type] => utility [patent_app_number] => 12/032208 [patent_app_country] => US [patent_app_date] => 2008-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2404 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/609/07609084.pdf [firstpage_image] =>[orig_patent_app_number] => 12032208 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 323165 [patent_doc_number] => 07518399 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-04-14 [patent_title] => 'Method of reducing leakage current using sleep transistors in programmable logic device' [patent_app_type] => utility [patent_app_number] => 12/030083 [patent_app_country] => US [patent_app_date] => 2008-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 5208 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/518/07518399.pdf [firstpage_image] =>[orig_patent_app_number] => 12030083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8283475 [patent_doc_number] => 08217579 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-10 [patent_title] => 'Device and method for controlling DC bias of RF discharge system' [patent_app_type] => utility [patent_app_number] => 12/746480 [patent_app_country] => US [patent_app_date] => 2008-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 8822 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12746480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 795985 [patent_doc_number] => 07429901 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-30 [patent_title] => 'Non-reciprocal circuit element, composite electronic component, and communication apparatus' [patent_app_type] => utility [patent_app_number] => 12/020723 [patent_app_country] => US [patent_app_date] => 2008-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 5811 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/429/07429901.pdf [firstpage_image] =>[orig_patent_app_number] => 12020723 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 84849 [patent_doc_number] => 07741869 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-22 [patent_title] => 'Low power consumption MIS semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/010427 [patent_app_country] => US [patent_app_date] => 2008-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 33 [patent_no_of_words] => 21020 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/741/07741869.pdf [firstpage_image] =>[orig_patent_app_number] => 12010427 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5341019 [patent_doc_number] => 20090179669 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-16 [patent_title] => 'Techniques for Providing Switchable Decoupling Capacitors for an Integrated Circuit' [patent_app_type] => utility [patent_app_number] => 11/971966 [patent_app_country] => US [patent_app_date] => 2008-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4440 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20090179669.pdf [firstpage_image] =>[orig_patent_app_number] => 11971966 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 212177 [patent_doc_number] => 07623086 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-24 [patent_title] => 'Wireless communication systems and methods and transmitter units for use therein' [patent_app_type] => utility [patent_app_number] => 12/003471 [patent_app_country] => US [patent_app_date] => 2007-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 2892 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/623/07623086.pdf [firstpage_image] =>[orig_patent_app_number] => 12003471 [rel_patent_id] =>[rel_patent_doc_number] =>)