
Daniel D. Tsui
Examiner (ID: 9882, Phone: (571)270-3253 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2132, 2182, 2185 |
| Total Applications | 717 |
| Issued Applications | 630 |
| Pending Applications | 46 |
| Abandoned Applications | 62 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9424101
[patent_doc_number] => 20140108752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-17
[patent_title] => 'MANAGING UPDATES AND COPYING DATA IN A POINT-IN-TIME COPY RELATIONSHIP EXPRESSED AS SOURCE LOGICAL ADDRESSES AND TARGET LOGICAL ADDRESSES'
[patent_app_type] => utility
[patent_app_number] => 13/653349
[patent_app_country] => US
[patent_app_date] => 2012-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6549
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13653349
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/653349 | Managing updates and copying data in a point-in-time copy relationship expressed as source logical addresses and target logical addresses | Oct 15, 2012 | Issued |
Array
(
[id] => 9424100
[patent_doc_number] => 20140108751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-17
[patent_title] => 'PROCESSING A COPY COMMAND DIRECTED TO A FIRST STORAGE ARCHITECTURE FOR DATA THAT IS STORED IN A SECOND STORAGE ARCHITECTURE'
[patent_app_type] => utility
[patent_app_number] => 13/653347
[patent_app_country] => US
[patent_app_date] => 2012-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7294
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13653347
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/653347 | Processing a copy command directed to a first storage architecture for data that is stored in a second storage architecture | Oct 15, 2012 | Issued |
Array
(
[id] => 11795875
[patent_doc_number] => 09405704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-02
[patent_title] => 'Establishing a point-in-time copy relationship between source logical addresses and target logical addresses'
[patent_app_type] => utility
[patent_app_number] => 13/653342
[patent_app_country] => US
[patent_app_date] => 2012-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6413
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13653342
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/653342 | Establishing a point-in-time copy relationship between source logical addresses and target logical addresses | Oct 15, 2012 | Issued |
Array
(
[id] => 8639508
[patent_doc_number] => 20130031311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-31
[patent_title] => 'INTERFACE APPARATUS, CALCULATION PROCESSING APPARATUS, INTERFACE GENERATION APPARATUS, AND CIRCUIT GENERATION APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/645215
[patent_app_country] => US
[patent_app_date] => 2012-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 13482
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13645215
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/645215 | INTERFACE APPARATUS, CALCULATION PROCESSING APPARATUS, INTERFACE GENERATION APPARATUS, AND CIRCUIT GENERATION APPARATUS | Oct 3, 2012 | Abandoned |
Array
(
[id] => 9372388
[patent_doc_number] => 20140082261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-20
[patent_title] => 'SELF-JOURNALING AND HIERARCHICAL CONSISTENCY FOR NON-VOLATILE STORAGE'
[patent_app_type] => utility
[patent_app_number] => 13/988019
[patent_app_country] => US
[patent_app_date] => 2012-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 34364
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13988019
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/988019 | Self-journaling and hierarchical consistency for non-volatile storage | Oct 3, 2012 | Issued |
Array
(
[id] => 9859795
[patent_doc_number] => 20150039812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-05
[patent_title] => 'Modify Executable Bits of System Management Memory Page Table'
[patent_app_type] => utility
[patent_app_number] => 14/391209
[patent_app_country] => US
[patent_app_date] => 2012-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3399
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14391209
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/391209 | Modify executable bits of system management memory page table | Jul 30, 2012 | Issued |
Array
(
[id] => 8906380
[patent_doc_number] => 20130173883
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-04
[patent_title] => 'APPLICATION PROCESSOR AND A COMPUTING SYSTEM HAVING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/530623
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10286
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530623
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530623 | Application processor and a computing system having the same | Jun 21, 2012 | Issued |
Array
(
[id] => 9264751
[patent_doc_number] => 20130346680
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'EMULATED ELECTRICALLY ERASABLE MEMORY HAVING AN ADDRESS RAM FOR DATA STORED IN FLASH MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/530169
[patent_app_country] => US
[patent_app_date] => 2012-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4617
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13530169
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/530169 | EMULATED ELECTRICALLY ERASABLE MEMORY HAVING AN ADDRESS RAM FOR DATA STORED IN FLASH MEMORY | Jun 21, 2012 | Abandoned |
Array
(
[id] => 9044094
[patent_doc_number] => 20130246732
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-19
[patent_title] => 'METHOD OF PROGRAMMING MEMORY CELLS AND READING DATA, MEMORY CONTROLLER AND MEMORY STORAGE APPARATUS USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/528840
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 10776
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13528840
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/528840 | Method of programming memory cells and reading data, memory controller and memory storage apparatus using the same | Jun 20, 2012 | Issued |
Array
(
[id] => 8735147
[patent_doc_number] => 20130080717
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-28
[patent_title] => 'INFORMATION PROCESSING APPARATUS AND CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/529750
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5266
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13529750
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/529750 | INFORMATION PROCESSING APPARATUS AND CONTROL METHOD | Jun 20, 2012 | Abandoned |
Array
(
[id] => 8568640
[patent_doc_number] => 20120331211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND PARAMETER SETTING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/529230
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6686
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13529230
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/529230 | SEMICONDUCTOR DEVICE AND PARAMETER SETTING METHOD THEREOF | Jun 20, 2012 | Abandoned |
Array
(
[id] => 9264780
[patent_doc_number] => 20130346709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-26
[patent_title] => 'DATA RECOVERY USING CONVERSION OF BACKUP TO VIRTUAL DISK'
[patent_app_type] => utility
[patent_app_number] => 13/529380
[patent_app_country] => US
[patent_app_date] => 2012-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6479
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13529380
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/529380 | Data recovery using conversion of backup to virtual disk | Jun 20, 2012 | Issued |
Array
(
[id] => 8985066
[patent_doc_number] => 08516196
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-20
[patent_title] => 'Resource sharing to reduce implementation costs in a multicore processor'
[patent_app_type] => utility
[patent_app_number] => 13/486091
[patent_app_country] => US
[patent_app_date] => 2012-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 13993
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13486091
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/486091 | Resource sharing to reduce implementation costs in a multicore processor | May 31, 2012 | Issued |
Array
(
[id] => 11299701
[patent_doc_number] => 09507709
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-29
[patent_title] => 'Hibernation based on page source'
[patent_app_type] => utility
[patent_app_number] => 14/391226
[patent_app_country] => US
[patent_app_date] => 2012-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5444
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14391226
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/391226 | Hibernation based on page source | May 28, 2012 | Issued |
Array
(
[id] => 9056746
[patent_doc_number] => 20130254460
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'USING DIFFERENT SECURE ERASE ALGORITHMS TO ERASE CHUNKS FROM A FILE ASSOCIATED WITH DIFFERENT SECURITY LEVELS'
[patent_app_type] => utility
[patent_app_number] => 13/477991
[patent_app_country] => US
[patent_app_date] => 2012-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5906
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13477991
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/477991 | Using different secure erase algorithms to erase chunks from a file associated with different security levels | May 21, 2012 | Issued |
Array
(
[id] => 8395605
[patent_doc_number] => 20120233437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-13
[patent_title] => 'HIERARCHICAL STORAGE SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/473647
[patent_app_country] => US
[patent_app_date] => 2012-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 20164
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13473647
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/473647 | HIERARCHICAL STORAGE SYSTEM | May 16, 2012 | Abandoned |
Array
(
[id] => 8650537
[patent_doc_number] => 20130036267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-07
[patent_title] => 'PLACEMENT OF DATA IN SHARDS ON A STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/466373
[patent_app_country] => US
[patent_app_date] => 2012-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3995
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13466373
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/466373 | Placement of data in shards on a storage device | May 7, 2012 | Issued |
Array
(
[id] => 8337224
[patent_doc_number] => 20120203935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-09
[patent_title] => 'SELF-ADJUSTING SCSI STORAGE PORT QUEUE'
[patent_app_type] => utility
[patent_app_number] => 13/449444
[patent_app_country] => US
[patent_app_date] => 2012-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6169
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13449444
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/449444 | Self-adjusting SCSI storage port queue | Apr 17, 2012 | Issued |
Array
(
[id] => 10236002
[patent_doc_number] => 20150120996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-30
[patent_title] => 'TRACING MECHANISM FOR RECORDING SHARED MEMORY INTERLEAVINGS ON MULTI-CORE PROCESSORS'
[patent_app_type] => utility
[patent_app_number] => 13/997747
[patent_app_country] => US
[patent_app_date] => 2012-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6024
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 15
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13997747
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/997747 | Tracing mechanism for recording shared memory interleavings on multi-core processors | Mar 29, 2012 | Issued |
Array
(
[id] => 9070985
[patent_doc_number] => 20130262741
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'SYSTEM AND METHOD FOR SUPPORTING MULTIPLE AUTHENTICATION SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 13/431293
[patent_app_country] => US
[patent_app_date] => 2012-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3773
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13431293
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/431293 | SYSTEM AND METHOD FOR SUPPORTING MULTIPLE AUTHENTICATION SYSTEMS | Mar 26, 2012 | Abandoned |