
Daniel D. Tsui
Examiner (ID: 9882, Phone: (571)270-3253 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2132, 2182, 2185 |
| Total Applications | 717 |
| Issued Applications | 630 |
| Pending Applications | 46 |
| Abandoned Applications | 62 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9049198
[patent_doc_number] => 08543756
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-24
[patent_title] => 'Solid-state drive command grouping'
[patent_app_type] => utility
[patent_app_number] => 12/694501
[patent_app_country] => US
[patent_app_date] => 2010-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4406
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12694501
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/694501 | Solid-state drive command grouping | Jan 26, 2010 | Issued |
Array
(
[id] => 9665774
[patent_doc_number] => 08812782
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-19
[patent_title] => 'Memory management system and memory management method'
[patent_app_type] => utility
[patent_app_number] => 12/694470
[patent_app_country] => US
[patent_app_date] => 2010-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2587
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12694470
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/694470 | Memory management system and memory management method | Jan 26, 2010 | Issued |
Array
(
[id] => 9275929
[patent_doc_number] => 08639876
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-28
[patent_title] => 'Extent allocation in thinly provisioned storage environment'
[patent_app_type] => utility
[patent_app_number] => 12/695033
[patent_app_country] => US
[patent_app_date] => 2010-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4436
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12695033
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/695033 | Extent allocation in thinly provisioned storage environment | Jan 26, 2010 | Issued |
Array
(
[id] => 5960738
[patent_doc_number] => 20110185125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-28
[patent_title] => 'RESOURCE SHARING TO REDUCE IMPLEMENTATION COSTS IN A MULTICORE PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 12/694877
[patent_app_country] => US
[patent_app_date] => 2010-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 14023
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0185/20110185125.pdf
[firstpage_image] =>[orig_patent_app_number] => 12694877
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/694877 | Resource sharing to reduce implementation costs in a multicore processor | Jan 26, 2010 | Issued |
Array
(
[id] => 8530577
[patent_doc_number] => 08307160
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-11-06
[patent_title] => 'Interface apparatus, calculation processing apparatus, interface generation apparatus, and circuit generation apparatus'
[patent_app_type] => utility
[patent_app_number] => 12/694556
[patent_app_country] => US
[patent_app_date] => 2010-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 40
[patent_no_of_words] => 13399
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12694556
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/694556 | Interface apparatus, calculation processing apparatus, interface generation apparatus, and circuit generation apparatus | Jan 26, 2010 | Issued |
Array
(
[id] => 6087976
[patent_doc_number] => 20110145542
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-16
[patent_title] => 'Apparatuses, Systems, and Methods for Reducing Translation Lookaside Buffer (TLB) Lookups'
[patent_app_type] => utility
[patent_app_number] => 12/638340
[patent_app_country] => US
[patent_app_date] => 2009-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7277
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20110145542.pdf
[firstpage_image] =>[orig_patent_app_number] => 12638340
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/638340 | Apparatuses, Systems, and Methods for Reducing Translation Lookaside Buffer (TLB) Lookups | Dec 14, 2009 | Abandoned |
Array
(
[id] => 7653096
[patent_doc_number] => 20110302365
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-08
[patent_title] => 'STORAGE SYSTEM USING A RAPID STORAGE DEVICE AS A CACHE'
[patent_app_type] => utility
[patent_app_number] => 13/201362
[patent_app_country] => US
[patent_app_date] => 2009-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4847
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0302/20110302365.pdf
[firstpage_image] =>[orig_patent_app_number] => 13201362
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/201362 | STORAGE SYSTEM USING A RAPID STORAGE DEVICE AS A CACHE | Oct 29, 2009 | Abandoned |
Array
(
[id] => 9430910
[patent_doc_number] => 08706995
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-22
[patent_title] => 'Field device with separated memory areas'
[patent_app_type] => utility
[patent_app_number] => 12/603050
[patent_app_country] => US
[patent_app_date] => 2009-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3104
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12603050
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/603050 | Field device with separated memory areas | Oct 20, 2009 | Issued |
Array
(
[id] => 6651261
[patent_doc_number] => 20100228903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-09
[patent_title] => 'Block Map Based I/O Optimization for Storage Virtual Appliances'
[patent_app_type] => utility
[patent_app_number] => 12/577637
[patent_app_country] => US
[patent_app_date] => 2009-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2872
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20100228903.pdf
[firstpage_image] =>[orig_patent_app_number] => 12577637
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/577637 | Block map based I/O optimization for storage virtual appliances | Oct 11, 2009 | Issued |
Array
(
[id] => 6633654
[patent_doc_number] => 20100325367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-23
[patent_title] => 'Write-Back Coherency Data Cache for Resolving Read/Write Conflicts'
[patent_app_type] => utility
[patent_app_number] => 12/487915
[patent_app_country] => US
[patent_app_date] => 2009-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7505
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0325/20100325367.pdf
[firstpage_image] =>[orig_patent_app_number] => 12487915
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/487915 | Write-back coherency data cache for resolving read/write conflicts | Jun 18, 2009 | Issued |
Array
(
[id] => 9707259
[patent_doc_number] => 08832353
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-09
[patent_title] => 'Host stop-transmission handling'
[patent_app_type] => utility
[patent_app_number] => 12/487063
[patent_app_country] => US
[patent_app_date] => 2009-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 7434
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12487063
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/487063 | Host stop-transmission handling | Jun 17, 2009 | Issued |
Array
(
[id] => 6262663
[patent_doc_number] => 20100031001
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-04
[patent_title] => 'SERIAL MEMORY DEVICE AND SIGNAL PROCESSING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 12/487170
[patent_app_country] => US
[patent_app_date] => 2009-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3066
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0031/20100031001.pdf
[firstpage_image] =>[orig_patent_app_number] => 12487170
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/487170 | SERIAL MEMORY DEVICE AND SIGNAL PROCESSING SYSTEM | Jun 17, 2009 | Abandoned |
Array
(
[id] => 6100375
[patent_doc_number] => 20110004719
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-06
[patent_title] => 'Memory Element'
[patent_app_type] => utility
[patent_app_number] => 12/487129
[patent_app_country] => US
[patent_app_date] => 2009-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4917
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20110004719.pdf
[firstpage_image] =>[orig_patent_app_number] => 12487129
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/487129 | Memory Element | Jun 17, 2009 | Abandoned |
Array
(
[id] => 8366581
[patent_doc_number] => 08255658
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-28
[patent_title] => 'Memory management method and computer using the same'
[patent_app_type] => utility
[patent_app_number] => 12/486919
[patent_app_country] => US
[patent_app_date] => 2009-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 7425
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12486919
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/486919 | Memory management method and computer using the same | Jun 17, 2009 | Issued |
Array
(
[id] => 6563924
[patent_doc_number] => 20100017564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-21
[patent_title] => 'CONTROLLER, DATA STORAGE DEVICE, AND DATA COMMUNICATION SYSTEM HAVING VARIABLE COMMUNICATION SPEED'
[patent_app_type] => utility
[patent_app_number] => 12/486925
[patent_app_country] => US
[patent_app_date] => 2009-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3696
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20100017564.pdf
[firstpage_image] =>[orig_patent_app_number] => 12486925
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/486925 | CONTROLLER, DATA STORAGE DEVICE, AND DATA COMMUNICATION SYSTEM HAVING VARIABLE COMMUNICATION SPEED | Jun 17, 2009 | Abandoned |
Array
(
[id] => 8810282
[patent_doc_number] => 08447949
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-21
[patent_title] => 'Detection of zero address events in address formation'
[patent_app_type] => utility
[patent_app_number] => 12/487032
[patent_app_country] => US
[patent_app_date] => 2009-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4491
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12487032
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/487032 | Detection of zero address events in address formation | Jun 17, 2009 | Issued |
Array
(
[id] => 5375863
[patent_doc_number] => 20090313424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-17
[patent_title] => 'MEMORY DEVICE AND METHOD FOR SECURE READOUT OF PROTECTED DATA'
[patent_app_type] => utility
[patent_app_number] => 12/480248
[patent_app_country] => US
[patent_app_date] => 2009-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2623
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0313/20090313424.pdf
[firstpage_image] =>[orig_patent_app_number] => 12480248
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/480248 | MEMORY DEVICE AND METHOD FOR SECURE READOUT OF PROTECTED DATA | Jun 7, 2009 | Abandoned |
Array
(
[id] => 6564202
[patent_doc_number] => 20100223442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-02
[patent_title] => 'Computer system and data erasing method'
[patent_app_type] => utility
[patent_app_number] => 12/385734
[patent_app_country] => US
[patent_app_date] => 2009-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 11748
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0223/20100223442.pdf
[firstpage_image] =>[orig_patent_app_number] => 12385734
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/385734 | Computer system and data erasing method | Apr 16, 2009 | Pending |
Array
(
[id] => 6363794
[patent_doc_number] => 20100250894
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'Explicit data segment boundaries with SCSI I/O referrals'
[patent_app_type] => utility
[patent_app_number] => 12/384028
[patent_app_country] => US
[patent_app_date] => 2009-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3376
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20100250894.pdf
[firstpage_image] =>[orig_patent_app_number] => 12384028
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/384028 | Explicit data segment boundaries with SCSI I/O referrals | Mar 30, 2009 | Issued |
Array
(
[id] => 6363372
[patent_doc_number] => 20100250842
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'HYBRID REGION CAM FOR REGION PREFETCHER AND METHODS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/410891
[patent_app_country] => US
[patent_app_date] => 2009-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5216
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20100250842.pdf
[firstpage_image] =>[orig_patent_app_number] => 12410891
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/410891 | Hybrid region CAM for region prefetcher and methods thereof | Mar 24, 2009 | Issued |