
Daniel F. Mcmahon
Examiner (ID: 12089, Phone: (571)270-3232 , Office: P/2117 )
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2111, 2117 |
| Total Applications | 1253 |
| Issued Applications | 1093 |
| Pending Applications | 74 |
| Abandoned Applications | 110 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19686332
[patent_doc_number] => 20250004877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => ERROR CORRECTION METHOD, MEMORY SYSTEM AND MEMORY CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 18/473972
[patent_app_country] => US
[patent_app_date] => 2023-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14903
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18473972
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/473972 | Error correction method, memory system and memory controller | Sep 24, 2023 | Issued |
Array
(
[id] => 18899452
[patent_doc_number] => 20240014937
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => INFORMATION PROCESSING APPARATUS, COMMUNICATION SYSTEM, INFORMATION PROCESSING METHOD AND PROGRAM
[patent_app_type] => utility
[patent_app_number] => 18/372153
[patent_app_country] => US
[patent_app_date] => 2023-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19619
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18372153
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/372153 | Information processing apparatus, communication system, information processing method and program | Sep 24, 2023 | Issued |
Array
(
[id] => 19733575
[patent_doc_number] => 12211575
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => Storage device executing read retry operation based on read retry sequence key and operating method of the storage device
[patent_app_type] => utility
[patent_app_number] => 18/472751
[patent_app_country] => US
[patent_app_date] => 2023-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8623
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18472751
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/472751 | Storage device executing read retry operation based on read retry sequence key and operating method of the storage device | Sep 21, 2023 | Issued |
Array
(
[id] => 19434655
[patent_doc_number] => 20240303153
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => ERROR CORRECTION CIRCUIT CAPABLE OF AUTOMATICALLY COMPENSATING FOR CLOCK MARGIN AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/472682
[patent_app_country] => US
[patent_app_date] => 2023-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9490
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18472682
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/472682 | Error correction circuit capable of automatically compensating for clock margin and method of operating the same | Sep 21, 2023 | Issued |
Array
(
[id] => 19546153
[patent_doc_number] => 20240363189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => CONTROLLER, MEMORY SYSTEM AND OPERATING METHOD OF MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/471307
[patent_app_country] => US
[patent_app_date] => 2023-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7765
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18471307
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/471307 | Controller, memory system and operating method of memory system | Sep 20, 2023 | Issued |
Array
(
[id] => 20132782
[patent_doc_number] => 12375100
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Labeling for higher order modulation polar codes
[patent_app_type] => utility
[patent_app_number] => 18/471123
[patent_app_country] => US
[patent_app_date] => 2023-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 15898
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18471123
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/471123 | Labeling for higher order modulation polar codes | Sep 19, 2023 | Issued |
Array
(
[id] => 19283884
[patent_doc_number] => 20240220360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-04
[patent_title] => TARGETED COMMAND/ADDRESS PARITY LOW LIFT
[patent_app_type] => utility
[patent_app_number] => 18/369540
[patent_app_country] => US
[patent_app_date] => 2023-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18369540
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/369540 | Targeted command/address parity low lift | Sep 17, 2023 | Issued |
Array
(
[id] => 19766546
[patent_doc_number] => 12224854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-11
[patent_title] => Encoding and decoding method and apparatus
[patent_app_type] => utility
[patent_app_number] => 18/467782
[patent_app_country] => US
[patent_app_date] => 2023-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 15541
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18467782
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/467782 | Encoding and decoding method and apparatus | Sep 14, 2023 | Issued |
Array
(
[id] => 20551952
[patent_doc_number] => 12562755
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-24
[patent_title] => Multi-tier error correction codes for DNA data storage
[patent_app_type] => utility
[patent_app_number] => 18/464494
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 8883
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18464494
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/464494 | Multi-tier error correction codes for DNA data storage | Sep 10, 2023 | Issued |
Array
(
[id] => 19348927
[patent_doc_number] => 20240257891
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => COMMAND ADDRESS CONTROL CIRCUIT, AND SEMICONDUCTOR APPARATUS AND SEMICONDUCTOR SYSTEM INCLUDING THE COMMAND ADDRESS CONTROL CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/460046
[patent_app_country] => US
[patent_app_date] => 2023-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 30812
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18460046
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/460046 | Command address control circuit, and semiconductor apparatus and semiconductor system including the command address control circuit | Aug 31, 2023 | Issued |
Array
(
[id] => 19949483
[patent_doc_number] => 12320843
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-03
[patent_title] => Processor debugging over an interconnect fabric
[patent_app_type] => utility
[patent_app_number] => 18/459149
[patent_app_country] => US
[patent_app_date] => 2023-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18459149
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/459149 | Processor debugging over an interconnect fabric | Aug 30, 2023 | Issued |
Array
(
[id] => 18832597
[patent_doc_number] => 20230401124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-14
[patent_title] => WEIGHTED NON-VOLATILE STORAGE MEDIA SCANS
[patent_app_type] => utility
[patent_app_number] => 18/449213
[patent_app_country] => US
[patent_app_date] => 2023-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7254
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18449213
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/449213 | Weighted non-volatile storage media scans | Aug 13, 2023 | Issued |
Array
(
[id] => 18925431
[patent_doc_number] => 20240028435
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => AUTOMOTIVE ELECTRONIC CONTROL UNIT RELIABILITY AND SAFETY DURING POWER STANDBY MODE
[patent_app_type] => utility
[patent_app_number] => 18/447902
[patent_app_country] => US
[patent_app_date] => 2023-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5811
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18447902
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/447902 | AUTOMOTIVE ELECTRONIC CONTROL UNIT RELIABILITY AND SAFETY DURING POWER STANDBY MODE | Aug 9, 2023 | Pending |
Array
(
[id] => 19810954
[patent_doc_number] => 12242345
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-04
[patent_title] => Data storage device configured for use with a generative-adversarial-network (GAN)
[patent_app_type] => utility
[patent_app_number] => 18/232105
[patent_app_country] => US
[patent_app_date] => 2023-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 21269
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18232105
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/232105 | Data storage device configured for use with a generative-adversarial-network (GAN) | Aug 8, 2023 | Issued |
Array
(
[id] => 19054463
[patent_doc_number] => 20240096432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-21
[patent_title] => MEMORY QUEUE OPERATIONS TO INCREASE THROUGHPUT IN AN ATE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/229981
[patent_app_country] => US
[patent_app_date] => 2023-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7071
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18229981
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/229981 | Memory queue operations to increase throughput in an ATE system | Aug 2, 2023 | Issued |
Array
(
[id] => 18924521
[patent_doc_number] => 20240027525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => PERFORMING SCAN DATA TRANSFER INSIDE MULTI-DIE PACKAGE WITH SERDES FUNCTIONALITY
[patent_app_type] => utility
[patent_app_number] => 18/364568
[patent_app_country] => US
[patent_app_date] => 2023-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5285
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18364568
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/364568 | Performing scan data transfer inside multi-die package with serdes functionality | Aug 2, 2023 | Issued |
Array
(
[id] => 20495738
[patent_doc_number] => 12537622
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-27
[patent_title] => Adaptive forward error correction in low-power wide area networks (LPWANS)
[patent_app_type] => utility
[patent_app_number] => 18/227913
[patent_app_country] => US
[patent_app_date] => 2023-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2561
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18227913
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/227913 | Adaptive forward error correction in low-power wide area networks (LPWANS) | Jul 28, 2023 | Issued |
Array
(
[id] => 19036941
[patent_doc_number] => 20240086756
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => ERROR DETECTION METHOD AND INFORMATION PROCESSING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/226785
[patent_app_country] => US
[patent_app_date] => 2023-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18226785
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/226785 | Error detection method and information processing apparatus | Jul 26, 2023 | Issued |
Array
(
[id] => 19160865
[patent_doc_number] => 20240153572
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => TEST CONTROLLER ENABLING A SNAPSHOT RESTORE AND RESUME OPERATION WITHIN A DEVICE UNDER TEST
[patent_app_type] => utility
[patent_app_number] => 18/226201
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16239
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18226201
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/226201 | Test controller enabling a snapshot restore and resume operation within a device under test | Jul 24, 2023 | Issued |
Array
(
[id] => 19704678
[patent_doc_number] => 12198724
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-01-14
[patent_title] => Codeword interleaving over magnetic media surfaces
[patent_app_type] => utility
[patent_app_number] => 18/357790
[patent_app_country] => US
[patent_app_date] => 2023-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 19686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18357790
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/357790 | Codeword interleaving over magnetic media surfaces | Jul 23, 2023 | Issued |