Daniel H. Pan

Array ( [id] => 766010 [patent_doc_number] => 07013381 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-14 [patent_title] => 'Function-variable type digital signal processing apparatus, and method of and program for controlling the same' [patent_app_type] => utility [patent_app_number] => 10/315834 [patent_app_country] => US [patent_app_date] => 2002-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 10177 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 415 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/013/07013381.pdf [firstpage_image] =>[orig_patent_app_number] => 10315834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 753087 [patent_doc_number] => 07028168 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-11 [patent_title] => 'System and method for performing matrix operations' [patent_app_type] => utility [patent_app_number] => 10/310581 [patent_app_country] => US [patent_app_date] => 2002-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5682 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/028/07028168.pdf [firstpage_image] =>[orig_patent_app_number] => 10310581 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6707624 [patent_doc_number] => 20030154358 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-08-14 [patent_title] => 'Apparatus and method for dispatching very long instruction word having variable length' [patent_app_type] => new [patent_app_number] => 10/309295 [patent_app_country] => US [patent_app_date] => 2002-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3683 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0154/20030154358.pdf [firstpage_image] =>[orig_patent_app_number] => 10309295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7601955 [patent_doc_number] => 07237089 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-06-26 [patent_title] => 'SIMD operation method and SIMD operation apparatus that implement SIMD operations without a large increase in the number of instructions' [patent_app_type] => utility [patent_app_number] => 10/304341 [patent_app_country] => US [patent_app_date] => 2002-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 46 [patent_no_of_words] => 41901 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 336 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/237/07237089.pdf [firstpage_image] =>[orig_patent_app_number] => 10304341 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6766933 [patent_doc_number] => 20030101333 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-05-29 [patent_title] => 'Data processor' [patent_app_type] => new [patent_app_number] => 10/302846 [patent_app_country] => US [patent_app_date] => 2002-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 11880 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20030101333.pdf [firstpage_image] =>[orig_patent_app_number] => 10302846 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 995907 [patent_doc_number] => 06918031 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-12 [patent_title] => 'Setting condition values in a computer' [patent_app_type] => utility [patent_app_number] => 10/303600 [patent_app_country] => US [patent_app_date] => 2002-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 5454 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/918/06918031.pdf [firstpage_image] =>[orig_patent_app_number] => 10303600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 792699 [patent_doc_number] => 06986024 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-10 [patent_title] => 'High-performance, superscalar-based computer system with out-of-order instruction execution' [patent_app_type] => utility [patent_app_number] => 10/283177 [patent_app_country] => US [patent_app_date] => 2002-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 32031 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 229 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/986/06986024.pdf [firstpage_image] =>[orig_patent_app_number] => 10283177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 690839 [patent_doc_number] => 07080239 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-07-18 [patent_title] => 'Loop control circuit and loop control method' [patent_app_type] => utility [patent_app_number] => 10/283310 [patent_app_country] => US [patent_app_date] => 2002-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6078 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/080/07080239.pdf [firstpage_image] =>[orig_patent_app_number] => 10283310 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6722397 [patent_doc_number] => 20030056087 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-20 [patent_title] => 'High-performance, superscalar-based computer system with out-of-order instruction execution' [patent_app_type] => new [patent_app_number] => 10/283106 [patent_app_country] => US [patent_app_date] => 2002-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 32340 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20030056087.pdf [firstpage_image] =>[orig_patent_app_number] => 10283106 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7615395 [patent_doc_number] => 06948052 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-20 [patent_title] => 'High-performance, superscalar-based computer system with out-of-order instruction execution' [patent_app_type] => utility [patent_app_number] => 10/282207 [patent_app_country] => US [patent_app_date] => 2002-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 21 [patent_no_of_words] => 32016 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/948/06948052.pdf [firstpage_image] =>[orig_patent_app_number] => 10282207 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 392845 [patent_doc_number] => 07302551 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-27 [patent_title] => 'Suppression of store checking' [patent_app_type] => utility [patent_app_number] => 10/283397 [patent_app_country] => US [patent_app_date] => 2002-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 9158 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/302/07302551.pdf [firstpage_image] =>[orig_patent_app_number] => 10283397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6722396 [patent_doc_number] => 20030056086 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-20 [patent_title] => 'High-performance, superscalar-based computer system with out-of-order instruction execution' [patent_app_type] => new [patent_app_number] => 10/282045 [patent_app_country] => US [patent_app_date] => 2002-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 32342 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20030056086.pdf [firstpage_image] =>[orig_patent_app_number] => 10282045 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7234378 [patent_doc_number] => 20040073781 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-15 [patent_title] => 'Method and apparatus for token triggered multithreading' [patent_app_type] => new [patent_app_number] => 10/269245 [patent_app_country] => US [patent_app_date] => 2002-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3899 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20040073781.pdf [firstpage_image] =>[orig_patent_app_number] => 10269245 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7611331 [patent_doc_number] => 06904511 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-07 [patent_title] => 'Method and apparatus for register file port reduction in a multithreaded processor' [patent_app_type] => utility [patent_app_number] => 10/269373 [patent_app_country] => US [patent_app_date] => 2002-10-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4452 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/904/06904511.pdf [firstpage_image] =>[orig_patent_app_number] => 10269373 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7473996 [patent_doc_number] => 20040054875 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-18 [patent_title] => 'Method and apparatus to execute an instruction with a semi-fast operation in a staggered ALU' [patent_app_type] => new [patent_app_number] => 10/243440 [patent_app_country] => US [patent_app_date] => 2002-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7503 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0054/20040054875.pdf [firstpage_image] =>[orig_patent_app_number] => 10243440 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 757709 [patent_doc_number] => 07024543 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-04 [patent_title] => 'Synchronising pipelines in a data processing apparatus' [patent_app_type] => utility [patent_app_number] => 10/242671 [patent_app_country] => US [patent_app_date] => 2002-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 8293 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/024/07024543.pdf [firstpage_image] =>[orig_patent_app_number] => 10242671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7360769 [patent_doc_number] => 20040049666 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-11 [patent_title] => 'Method and apparatus for variable pop hardware return address stack' [patent_app_type] => new [patent_app_number] => 10/242003 [patent_app_country] => US [patent_app_date] => 2002-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4208 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 49 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20040049666.pdf [firstpage_image] =>[orig_patent_app_number] => 10242003 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7360713 [patent_doc_number] => 20040049657 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-11 [patent_title] => 'Extended register space apparatus and methods for processors' [patent_app_type] => new [patent_app_number] => 10/238276 [patent_app_country] => US [patent_app_date] => 2002-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5261 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20040049657.pdf [firstpage_image] =>[orig_patent_app_number] => 10238276 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7608105 [patent_doc_number] => 07000095 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-14 [patent_title] => 'Method and apparatus for clearing hazards using jump instructions' [patent_app_type] => utility [patent_app_number] => 10/238993 [patent_app_country] => US [patent_app_date] => 2002-09-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 6198 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/000/07000095.pdf [firstpage_image] =>[orig_patent_app_number] => 10238993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 599132 [patent_doc_number] => 07444495 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-10-28 [patent_title] => 'Processor and programmable logic computing arrangement' [patent_app_type] => utility [patent_app_number] => 10/232970 [patent_app_country] => US [patent_app_date] => 2002-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2503 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/444/07444495.pdf [firstpage_image] =>[orig_patent_app_number] => 10232970 [rel_patent_id] =>[rel_patent_doc_number] =>)