Daniel H. Pan

Array ( [id] => 3627016 [patent_doc_number] => 05511218 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-23 [patent_title] => 'Connectionist architecture for weapons assignment' [patent_app_type] => 1 [patent_app_number] => 8/220413 [patent_app_country] => US [patent_app_date] => 1994-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3090 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 276 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/511/05511218.pdf [firstpage_image] =>[orig_patent_app_number] => 220413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3547776 [patent_doc_number] => 05557772 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-17 [patent_title] => 'Data processing apparatus including a register storing a parameter and a microinstruction execution arrangement including a correction arrangement for causing a first value of the parameter to be change to a second, correct value' [patent_app_type] => 1 [patent_app_number] => 8/219753 [patent_app_country] => US [patent_app_date] => 1994-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 5823 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/557/05557772.pdf [firstpage_image] =>[orig_patent_app_number] => 219753 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3621038 [patent_doc_number] => 05590287 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-12-31 [patent_title] => 'Configurable interface for routing data between mismatched devices' [patent_app_type] => 1 [patent_app_number] => 8/207810 [patent_app_country] => US [patent_app_date] => 1994-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 11995 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/590/05590287.pdf [firstpage_image] =>[orig_patent_app_number] => 207810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3533072 [patent_doc_number] => 05530887 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'Methods and apparatus for providing automatic hardware device identification in computer systems that include multi-card adapters and/or multi-card planar complexes' [patent_app_type] => 1 [patent_app_number] => 8/204692 [patent_app_country] => US [patent_app_date] => 1994-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 5120 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530887.pdf [firstpage_image] =>[orig_patent_app_number] => 204692 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3922995 [patent_doc_number] => 05928328 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Computer network management information system' [patent_app_type] => 1 [patent_app_number] => 8/191857 [patent_app_country] => US [patent_app_date] => 1994-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 18 [patent_no_of_words] => 4274 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/928/05928328.pdf [firstpage_image] =>[orig_patent_app_number] => 191857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3530118 [patent_doc_number] => 05506997 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-09 [patent_title] => 'Device for mapping a set of interrupt signals generated on a first type bus to a set of interrupt signals defined by a second type bus and combing the mapped interrupt signals with a set of interrupt signals of the second type bus' [patent_app_type] => 1 [patent_app_number] => 8/189078 [patent_app_country] => US [patent_app_date] => 1994-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 7730 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/506/05506997.pdf [firstpage_image] =>[orig_patent_app_number] => 189078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3918913 [patent_doc_number] => 05898866 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-27 [patent_title] => 'Method and apparatus for counting remaining loop instructions and pipelining the next instruction' [patent_app_type] => 1 [patent_app_number] => 8/180648 [patent_app_country] => US [patent_app_date] => 1994-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6069 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/898/05898866.pdf [firstpage_image] =>[orig_patent_app_number] => 180648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3567000 [patent_doc_number] => 05519877 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-21 [patent_title] => 'Apparatus for synchronizing parallel processing among a plurality of processors' [patent_app_type] => 1 [patent_app_number] => 8/180894 [patent_app_country] => US [patent_app_date] => 1994-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 7246 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/519/05519877.pdf [firstpage_image] =>[orig_patent_app_number] => 180894 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3523936 [patent_doc_number] => 05564028 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-08 [patent_title] => 'Pipelined data processing including instruction trace' [patent_app_type] => 1 [patent_app_number] => 8/179865 [patent_app_country] => US [patent_app_date] => 1994-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 21 [patent_no_of_words] => 13023 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/564/05564028.pdf [firstpage_image] =>[orig_patent_app_number] => 179865 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3562884 [patent_doc_number] => 05548775 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-20 [patent_title] => 'System and method for adaptive active monitoring of high speed data streams using finite state machines' [patent_app_type] => 1 [patent_app_number] => 8/175854 [patent_app_country] => US [patent_app_date] => 1993-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 31 [patent_no_of_words] => 7297 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 279 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/548/05548775.pdf [firstpage_image] =>[orig_patent_app_number] => 175854 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3627020 [patent_doc_number] => 05535404 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'Microprocessor status register having plural control information registers each set and cleared by on and off decoders receiving the same control data word' [patent_app_type] => 1 [patent_app_number] => 8/170987 [patent_app_country] => US [patent_app_date] => 1993-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4328 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/535/05535404.pdf [firstpage_image] =>[orig_patent_app_number] => 170987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3432788 [patent_doc_number] => 05422837 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-06 [patent_title] => 'Apparatus for detecting differences between double precision results produced by dual processing units operating in parallel' [patent_app_type] => 1 [patent_app_number] => 8/168114 [patent_app_country] => US [patent_app_date] => 1993-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3380 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 589 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/422/05422837.pdf [firstpage_image] =>[orig_patent_app_number] => 168114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3467431 [patent_doc_number] => 05452469 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-19 [patent_title] => 'Command performing order change over system based on information contained in executed command in a data processor' [patent_app_type] => 1 [patent_app_number] => 8/164688 [patent_app_country] => US [patent_app_date] => 1993-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 6589 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/452/05452469.pdf [firstpage_image] =>[orig_patent_app_number] => 164688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3626991 [patent_doc_number] => 05511217 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-23 [patent_title] => 'Computer system of virtual machines sharing a vector processor' [patent_app_type] => 1 [patent_app_number] => 8/159237 [patent_app_country] => US [patent_app_date] => 1993-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6869 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/511/05511217.pdf [firstpage_image] =>[orig_patent_app_number] => 159237 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3526922 [patent_doc_number] => 05513370 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-30 [patent_title] => 'Twisted pair and attachment unit interface (AUI) coding and transceiving circuit with full duplex, testing, isolation, and automatic output selection' [patent_app_type] => 1 [patent_app_number] => 8/113382 [patent_app_country] => US [patent_app_date] => 1993-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 29 [patent_no_of_words] => 11765 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 462 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/513/05513370.pdf [firstpage_image] =>[orig_patent_app_number] => 113382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3533390 [patent_doc_number] => 05530907 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-25 [patent_title] => 'Modular networked image processing system and method therefor' [patent_app_type] => 1 [patent_app_number] => 8/111339 [patent_app_country] => US [patent_app_date] => 1993-08-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 8373 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/530/05530907.pdf [firstpage_image] =>[orig_patent_app_number] => 111339 [rel_patent_id] =>[rel_patent_doc_number] =>)