Daniel J. Rohrhoff

Array ( [id] => 5145700 [patent_doc_number] => 20070045754 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-01 [patent_title] => 'Semiconductor device with recessed L-shaped spacer and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/215103 [patent_app_country] => US [patent_app_date] => 2005-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2425 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0045/20070045754.pdf [firstpage_image] =>[orig_patent_app_number] => 11215103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5736158 [patent_doc_number] => 20060006548 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-12 [patent_title] => 'H2 plasma treatment' [patent_app_type] => utility [patent_app_number] => 11/215367 [patent_app_country] => US [patent_app_date] => 2005-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 7516 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20060006548.pdf [firstpage_image] =>[orig_patent_app_number] => 11215367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5796462 [patent_doc_number] => 20060033139 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-16 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/204163 [patent_app_country] => US [patent_app_date] => 2005-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4734 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20060033139.pdf [firstpage_image] =>[orig_patent_app_number] => 11204163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5818035 [patent_doc_number] => 20060022348 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-02 [patent_title] => 'Method of sealing low-k dielectrics and devices made thereby' [patent_app_type] => utility [patent_app_number] => 11/204613 [patent_app_country] => US [patent_app_date] => 2005-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4506 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0022/20060022348.pdf [firstpage_image] =>[orig_patent_app_number] => 11204613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 383322 [patent_doc_number] => 07307274 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-11 [patent_title] => 'Transistors having reinforcement layer patterns and methods of forming the same' [patent_app_type] => utility [patent_app_number] => 11/204564 [patent_app_country] => US [patent_app_date] => 2005-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 21 [patent_no_of_words] => 6606 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/307/07307274.pdf [firstpage_image] =>[orig_patent_app_number] => 11204564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5708092 [patent_doc_number] => 20060049436 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-09 [patent_title] => 'Semiconductor component with a MOS transistor' [patent_app_type] => utility [patent_app_number] => 11/202634 [patent_app_country] => US [patent_app_date] => 2005-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2550 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20060049436.pdf [firstpage_image] =>[orig_patent_app_number] => 11202634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5790842 [patent_doc_number] => 20060011947 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-19 [patent_title] => 'Semiconductor structures and memory device constructions' [patent_app_type] => utility [patent_app_number] => 11/201824 [patent_app_country] => US [patent_app_date] => 2005-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 129 [patent_figures_cnt] => 129 [patent_no_of_words] => 14122 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 15 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0011/20060011947.pdf [firstpage_image] =>[orig_patent_app_number] => 11201824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7229086 [patent_doc_number] => 20050269718 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-08 [patent_title] => 'Optimized driver layout for integrated circuits with staggered bond pads' [patent_app_type] => utility [patent_app_number] => 11/200903 [patent_app_country] => US [patent_app_date] => 2005-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1762 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0269/20050269718.pdf [firstpage_image] =>[orig_patent_app_number] => 11200903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5670318 [patent_doc_number] => 20060175672 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-10 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/197593 [patent_app_country] => US [patent_app_date] => 2005-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7137 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0175/20060175672.pdf [firstpage_image] =>[orig_patent_app_number] => 11197593 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 539632 [patent_doc_number] => 07176519 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-13 [patent_title] => 'Memory cell, memory cell arrangement and method for the production of a memory cell' [patent_app_type] => utility [patent_app_number] => 11/197803 [patent_app_country] => US [patent_app_date] => 2005-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 7424 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/176/07176519.pdf [firstpage_image] =>[orig_patent_app_number] => 11197803 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 587253 [patent_doc_number] => 07446369 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-04 [patent_title] => 'SONOS memory cell having high-K dielectric' [patent_app_type] => utility [patent_app_number] => 11/196434 [patent_app_country] => US [patent_app_date] => 2005-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3921 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/446/07446369.pdf [firstpage_image] =>[orig_patent_app_number] => 11196434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5049045 [patent_doc_number] => 20070029589 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-08 [patent_title] => 'Reduced crosstalk CMOS image sensors' [patent_app_type] => utility [patent_app_number] => 11/197004 [patent_app_country] => US [patent_app_date] => 2005-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3739 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20070029589.pdf [firstpage_image] =>[orig_patent_app_number] => 11197004 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5724242 [patent_doc_number] => 20060055002 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'Methods for enhancing die saw and packaging reliability' [patent_app_type] => utility [patent_app_number] => 11/196184 [patent_app_country] => US [patent_app_date] => 2005-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2053 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20060055002.pdf [firstpage_image] =>[orig_patent_app_number] => 11196184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5709213 [patent_doc_number] => 20060050558 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-09 [patent_title] => 'Semiconductor device and an integrated curcuit card' [patent_app_type] => utility [patent_app_number] => 11/195683 [patent_app_country] => US [patent_app_date] => 2005-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 8918 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0050/20060050558.pdf [firstpage_image] =>[orig_patent_app_number] => 11195683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7213839 [patent_doc_number] => 20050253162 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-17 [patent_title] => 'LIGHT EMITTING DIODE HAVING A P-N JUNCTION DOPED WITH ONE OR MORE LUMINESCENT ACTIVATOR IONS' [patent_app_type] => utility [patent_app_number] => 11/161403 [patent_app_country] => US [patent_app_date] => 2005-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3425 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20050253162.pdf [firstpage_image] =>[orig_patent_app_number] => 11161403 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5138965 [patent_doc_number] => 20070001181 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'LIGHT EMITTING DIODE AND METHOD FOR IMPROVING LUMINESCENCE EFFICIENCY THEREOF' [patent_app_type] => utility [patent_app_number] => 11/161363 [patent_app_country] => US [patent_app_date] => 2005-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2753 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20070001181.pdf [firstpage_image] =>[orig_patent_app_number] => 11161363 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5239716 [patent_doc_number] => 20070018207 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-25 [patent_title] => 'Split gate storage device including a horizontal first gate and a vertical second gate in a trench' [patent_app_type] => utility [patent_app_number] => 11/188603 [patent_app_country] => US [patent_app_date] => 2005-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5393 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20070018207.pdf [firstpage_image] =>[orig_patent_app_number] => 11188603 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 415529 [patent_doc_number] => 07279714 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-10-09 [patent_title] => 'Flat panel display device' [patent_app_type] => utility [patent_app_number] => 11/187873 [patent_app_country] => US [patent_app_date] => 2005-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 8288 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/279/07279714.pdf [firstpage_image] =>[orig_patent_app_number] => 11187873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7214002 [patent_doc_number] => 20050253186 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-17 [patent_title] => 'Trench corner effect bidirectional flash memory cell' [patent_app_type] => utility [patent_app_number] => 11/188364 [patent_app_country] => US [patent_app_date] => 2005-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2772 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20050253186.pdf [firstpage_image] =>[orig_patent_app_number] => 11188364 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5763126 [patent_doc_number] => 20060017065 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-26 [patent_title] => 'Bipolar transistor and fabrication method of the same' [patent_app_type] => utility [patent_app_number] => 11/179404 [patent_app_country] => US [patent_app_date] => 2005-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 6645 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20060017065.pdf [firstpage_image] =>[orig_patent_app_number] => 11179404 [rel_patent_id] =>[rel_patent_doc_number] =>)