Daniel L Greene

Array ( [id] => 3779256 [patent_doc_number] => 05845131 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-01 [patent_title] => 'Multiprocessor system employing an improved self-coded distributed interrupt arbitration technique' [patent_app_type] => 1 [patent_app_number] => 8/657848 [patent_app_country] => US [patent_app_date] => 1996-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3200 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 230 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/845/05845131.pdf [firstpage_image] =>[orig_patent_app_number] => 657848 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3783041 [patent_doc_number] => 05850557 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-15 [patent_title] => 'Method and apparatus for reducing bus bridge thrashing by temporarily masking agent requests to allow conflicting requests to be completed' [patent_app_type] => 1 [patent_app_number] => 8/644833 [patent_app_country] => US [patent_app_date] => 1996-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 6202 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/850/05850557.pdf [firstpage_image] =>[orig_patent_app_number] => 644833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4081539 [patent_doc_number] => 05867687 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Microprocessor system for handling multiple priority levels interrupt requests to processor and interrupt process identifiers' [patent_app_type] => 1 [patent_app_number] => 8/642332 [patent_app_country] => US [patent_app_date] => 1996-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4141 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/867/05867687.pdf [firstpage_image] =>[orig_patent_app_number] => 642332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4067925 [patent_doc_number] => 05933609 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-03 [patent_title] => 'Method and system for hot docking a portable computer to a docking station via the primary PCI bus' [patent_app_type] => 1 [patent_app_number] => 8/629015 [patent_app_country] => US [patent_app_date] => 1996-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5986 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/933/05933609.pdf [firstpage_image] =>[orig_patent_app_number] => 629015 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3904664 [patent_doc_number] => 05778194 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-07 [patent_title] => 'Method and apparatus for measuring performance of a computer bus' [patent_app_type] => 1 [patent_app_number] => 8/629154 [patent_app_country] => US [patent_app_date] => 1996-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 6774 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/778/05778194.pdf [firstpage_image] =>[orig_patent_app_number] => 629154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3849516 [patent_doc_number] => 05761456 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Processor device having automatic bus sizing' [patent_app_type] => 1 [patent_app_number] => 8/627952 [patent_app_country] => US [patent_app_date] => 1996-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2791 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/761/05761456.pdf [firstpage_image] =>[orig_patent_app_number] => 627952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3951318 [patent_doc_number] => 05940600 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-17 [patent_title] => 'Isochronous channel having a linked list of buffers' [patent_app_type] => 1 [patent_app_number] => 8/625993 [patent_app_country] => US [patent_app_date] => 1996-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5152 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/940/05940600.pdf [firstpage_image] =>[orig_patent_app_number] => 625993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4021578 [patent_doc_number] => 05987545 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Control device for enabling and disabling the data transmission between a portable computer and a docking station' [patent_app_type] => 1 [patent_app_number] => 8/622134 [patent_app_country] => US [patent_app_date] => 1996-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2382 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/987/05987545.pdf [firstpage_image] =>[orig_patent_app_number] => 622134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4025020 [patent_doc_number] => 06006298 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'On-line module replacement system' [patent_app_type] => 1 [patent_app_number] => 8/621192 [patent_app_country] => US [patent_app_date] => 1996-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2495 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 221 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/006/06006298.pdf [firstpage_image] =>[orig_patent_app_number] => 621192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3842246 [patent_doc_number] => 05784625 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-21 [patent_title] => 'Method and apparatus for effecting a soft reset in a processor device without requiring a dedicated external pin' [patent_app_type] => 1 [patent_app_number] => 8/618190 [patent_app_country] => US [patent_app_date] => 1996-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5862 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/784/05784625.pdf [firstpage_image] =>[orig_patent_app_number] => 618190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3857804 [patent_doc_number] => 05848277 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-08 [patent_title] => 'Method for providing both level-sensitive and edge-sensitive interrupt signals on a serial interface between a peripheral and host' [patent_app_type] => 1 [patent_app_number] => 8/565653 [patent_app_country] => US [patent_app_date] => 1996-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 3536 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/848/05848277.pdf [firstpage_image] =>[orig_patent_app_number] => 565653 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3837157 [patent_doc_number] => 05790876 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Power saving control system and method for use with serially connected electronic devices' [patent_app_type] => 1 [patent_app_number] => 8/598946 [patent_app_country] => US [patent_app_date] => 1996-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 5825 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/790/05790876.pdf [firstpage_image] =>[orig_patent_app_number] => 598946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3965386 [patent_doc_number] => 05991520 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Application programming interface for managing and automating data transfer operations between applications over a bus structure' [patent_app_type] => 1 [patent_app_number] => 8/594651 [patent_app_country] => US [patent_app_date] => 1996-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 14472 [patent_no_of_claims] => 64 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/991/05991520.pdf [firstpage_image] =>[orig_patent_app_number] => 594651 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3897272 [patent_doc_number] => 05805843 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-08 [patent_title] => 'Microprocessor bus interface unit for interfacing an N-bit microprocessor bus to an M-bit memory device' [patent_app_type] => 1 [patent_app_number] => 8/595318 [patent_app_country] => US [patent_app_date] => 1996-02-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 4209 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/805/05805843.pdf [firstpage_image] =>[orig_patent_app_number] => 595318 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3989442 [patent_doc_number] => 05905875 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-18 [patent_title] => 'Multiprocessor system connected by a duplicated system bus having a bus status notification line' [patent_app_type] => 1 [patent_app_number] => 8/592512 [patent_app_country] => US [patent_app_date] => 1996-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 23 [patent_no_of_words] => 14509 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/905/05905875.pdf [firstpage_image] =>[orig_patent_app_number] => 592512 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3952260 [patent_doc_number] => 05872980 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Semaphore access control buffer and method for accelerated semaphore operations' [patent_app_type] => 1 [patent_app_number] => 8/591290 [patent_app_country] => US [patent_app_date] => 1996-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 3557 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872980.pdf [firstpage_image] =>[orig_patent_app_number] => 591290 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3806882 [patent_doc_number] => 05841993 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Surround sound system for personal computer for interfacing surround sound with personal computer' [patent_app_type] => 1 [patent_app_number] => 8/582114 [patent_app_country] => US [patent_app_date] => 1996-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 4683 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 462 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841993.pdf [firstpage_image] =>[orig_patent_app_number] => 582114 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3893906 [patent_doc_number] => 05764929 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Method and apparatus for improving bus bandwidth by reducing redundant access attempts' [patent_app_type] => 1 [patent_app_number] => 8/573681 [patent_app_country] => US [patent_app_date] => 1995-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4789 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/764/05764929.pdf [firstpage_image] =>[orig_patent_app_number] => 573681 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3782643 [patent_doc_number] => 05850530 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-15 [patent_title] => 'Method and apparatus for improving bus efficiency by enabling arbitration based upon availability of completion data' [patent_app_type] => 1 [patent_app_number] => 8/573680 [patent_app_country] => US [patent_app_date] => 1995-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4781 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/850/05850530.pdf [firstpage_image] =>[orig_patent_app_number] => 573680 [rel_patent_id] =>[rel_patent_doc_number] =>)