
Daniel M. Luke
Examiner (ID: 18647, Phone: (571)270-1569 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813, 2896 |
| Total Applications | 838 |
| Issued Applications | 557 |
| Pending Applications | 81 |
| Abandoned Applications | 226 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19575128
[patent_doc_number] => 20240379420
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-14
[patent_title] => METHOD OF DIELECTRIC MATERIAL FILL AND TREATMENT
[patent_app_type] => utility
[patent_app_number] => 18/781633
[patent_app_country] => US
[patent_app_date] => 2024-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18781633
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/781633 | METHOD OF DIELECTRIC MATERIAL FILL AND TREATMENT | Jul 22, 2024 | Pending |
Array
(
[id] => 20244224
[patent_doc_number] => 12424556
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Semiconductor device with adjustment layers and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/596978
[patent_app_country] => US
[patent_app_date] => 2024-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 32
[patent_no_of_words] => 3349
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596978
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/596978 | Semiconductor device with adjustment layers and method for fabricating the same | Mar 5, 2024 | Issued |
Array
(
[id] => 19335547
[patent_doc_number] => 20240249977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => METAL ADHESION LAYER TO PROMOTE METAL PLUG ADHESION
[patent_app_type] => utility
[patent_app_number] => 18/583194
[patent_app_country] => US
[patent_app_date] => 2024-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6984
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18583194
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/583194 | METAL ADHESION LAYER TO PROMOTE METAL PLUG ADHESION | Feb 20, 2024 | Pending |
Array
(
[id] => 19335547
[patent_doc_number] => 20240249977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => METAL ADHESION LAYER TO PROMOTE METAL PLUG ADHESION
[patent_app_type] => utility
[patent_app_number] => 18/583194
[patent_app_country] => US
[patent_app_date] => 2024-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6984
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18583194
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/583194 | METAL ADHESION LAYER TO PROMOTE METAL PLUG ADHESION | Feb 20, 2024 | Pending |
Array
(
[id] => 19269457
[patent_doc_number] => 20240213161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/432064
[patent_app_country] => US
[patent_app_date] => 2024-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4913
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18432064
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/432064 | SEMICONDUCTOR DEVICE | Feb 4, 2024 | Pending |
Array
(
[id] => 19176109
[patent_doc_number] => 20240162083
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => BILAYER SEAL MATERIAL FOR AIR GAPS IN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/421155
[patent_app_country] => US
[patent_app_date] => 2024-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11069
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18421155
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/421155 | Bilayer seal material for air gaps in semiconductor devices | Jan 23, 2024 | Issued |
Array
(
[id] => 19269475
[patent_doc_number] => 20240213179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => SEMICONDUCTOR PACKAGE HAVING REINFORCING STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/507571
[patent_app_country] => US
[patent_app_date] => 2023-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6218
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18507571
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/507571 | SEMICONDUCTOR PACKAGE HAVING REINFORCING STRUCTURE | Nov 12, 2023 | Pending |
Array
(
[id] => 19269475
[patent_doc_number] => 20240213179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => SEMICONDUCTOR PACKAGE HAVING REINFORCING STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/507571
[patent_app_country] => US
[patent_app_date] => 2023-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6218
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18507571
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/507571 | SEMICONDUCTOR PACKAGE HAVING REINFORCING STRUCTURE | Nov 12, 2023 | Pending |
Array
(
[id] => 19995562
[patent_doc_number] => 20250133784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-24
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/490081
[patent_app_country] => US
[patent_app_date] => 2023-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17097
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18490081
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/490081 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME | Oct 18, 2023 | Pending |
Array
(
[id] => 19305242
[patent_doc_number] => 20240233822
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => 3D MEMORY CELLS AND ARRAY STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/489844
[patent_app_country] => US
[patent_app_date] => 2023-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489844
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489844 | 3D MEMORY CELLS AND ARRAY STRUCTURES | Oct 17, 2023 | Pending |
Array
(
[id] => 19305242
[patent_doc_number] => 20240233822
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => 3D MEMORY CELLS AND ARRAY STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/489844
[patent_app_country] => US
[patent_app_date] => 2023-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489844
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489844 | 3D MEMORY CELLS AND ARRAY STRUCTURES | Oct 17, 2023 | Pending |
Array
(
[id] => 19305242
[patent_doc_number] => 20240233822
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => 3D MEMORY CELLS AND ARRAY STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/489844
[patent_app_country] => US
[patent_app_date] => 2023-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489844
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489844 | 3D MEMORY CELLS AND ARRAY STRUCTURES | Oct 17, 2023 | Pending |
Array
(
[id] => 19305242
[patent_doc_number] => 20240233822
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => 3D MEMORY CELLS AND ARRAY STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/489844
[patent_app_country] => US
[patent_app_date] => 2023-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489844
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489844 | 3D MEMORY CELLS AND ARRAY STRUCTURES | Oct 16, 2023 | Pending |
Array
(
[id] => 19305242
[patent_doc_number] => 20240233822
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => 3D MEMORY CELLS AND ARRAY STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/489844
[patent_app_country] => US
[patent_app_date] => 2023-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489844
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489844 | 3D MEMORY CELLS AND ARRAY STRUCTURES | Oct 16, 2023 | Pending |
Array
(
[id] => 19305242
[patent_doc_number] => 20240233822
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => 3D MEMORY CELLS AND ARRAY STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/489844
[patent_app_country] => US
[patent_app_date] => 2023-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18489844
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/489844 | 3D MEMORY CELLS AND ARRAY STRUCTURES | Oct 16, 2023 | Pending |
Array
(
[id] => 18882859
[patent_doc_number] => 20240006228
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => Method for Forming a Buried Metal Line in a Semiconductor Substrate
[patent_app_type] => utility
[patent_app_number] => 18/469374
[patent_app_country] => US
[patent_app_date] => 2023-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5400
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18469374
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/469374 | Method for forming a buried metal line in a semiconductor substrate | Sep 17, 2023 | Issued |
Array
(
[id] => 19758084
[patent_doc_number] => 20250046649
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => HIGH VOLTAGE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 18/467880
[patent_app_country] => US
[patent_app_date] => 2023-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5774
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18467880
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/467880 | HIGH VOLTAGE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME | Sep 14, 2023 | Pending |
Array
(
[id] => 19038140
[patent_doc_number] => 20240087955
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => INTEGRATED PVD TUNGSTEN LINER AND SEAMLESS CVD TUNGSTEN FILL
[patent_app_type] => utility
[patent_app_number] => 18/241343
[patent_app_country] => US
[patent_app_date] => 2023-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12297
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18241343
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/241343 | INTEGRATED PVD TUNGSTEN LINER AND SEAMLESS CVD TUNGSTEN FILL | Aug 31, 2023 | Pending |
Array
(
[id] => 19749479
[patent_doc_number] => 20250038044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => MANAGING CONDUCTIVE CONNECTIONS FOR SEMICONDUCTIVE DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/459398
[patent_app_country] => US
[patent_app_date] => 2023-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10320
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18459398
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/459398 | MANAGING CONDUCTIVE CONNECTIONS FOR SEMICONDUCTIVE DEVICES | Aug 30, 2023 | Pending |
Array
(
[id] => 19749479
[patent_doc_number] => 20250038044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => MANAGING CONDUCTIVE CONNECTIONS FOR SEMICONDUCTIVE DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/459398
[patent_app_country] => US
[patent_app_date] => 2023-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10320
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18459398
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/459398 | MANAGING CONDUCTIVE CONNECTIONS FOR SEMICONDUCTIVE DEVICES | Aug 30, 2023 | Pending |