
Daniel Sean Larkin
Examiner (ID: 16388, Phone: (571)272-2198 , Office: P/2855 )
| Most Active Art Unit | 2855 |
| Art Unit(s) | 2212, 2855, 2605, 2856 |
| Total Applications | 2666 |
| Issued Applications | 2157 |
| Pending Applications | 212 |
| Abandoned Applications | 326 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18679463
[patent_doc_number] => 20230317119
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/974096
[patent_app_country] => US
[patent_app_date] => 2022-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9401
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17974096
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/974096 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | Oct 25, 2022 | Pending |
Array
(
[id] => 20319233
[patent_doc_number] => 12457795
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Transistor structure with multiple halo implants having epitaxial layer, high-k dielectric and metal gate
[patent_app_type] => utility
[patent_app_number] => 17/968189
[patent_app_country] => US
[patent_app_date] => 2022-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 42
[patent_no_of_words] => 9862
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 356
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17968189
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/968189 | Transistor structure with multiple halo implants having epitaxial layer, high-k dielectric and metal gate | Oct 17, 2022 | Issued |
Array
(
[id] => 18230308
[patent_doc_number] => 20230069302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => Shared Contact Structure and Methods for Forming the Same
[patent_app_type] => utility
[patent_app_number] => 18/046965
[patent_app_country] => US
[patent_app_date] => 2022-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10794
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18046965
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/046965 | Shared Contact Structure and Methods for Forming the Same | Oct 16, 2022 | Pending |
Array
(
[id] => 18148164
[patent_doc_number] => 20230022021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => VERTICAL THREE-DIMENSIONAL MEMORY WITH VERTICAL CHANNEL
[patent_app_type] => utility
[patent_app_number] => 17/961177
[patent_app_country] => US
[patent_app_date] => 2022-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10553
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17961177
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/961177 | VERTICAL THREE-DIMENSIONAL MEMORY WITH VERTICAL CHANNEL | Oct 5, 2022 | Issued |
Array
(
[id] => 18158540
[patent_doc_number] => 20230025132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/960285
[patent_app_country] => US
[patent_app_date] => 2022-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13982
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17960285
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/960285 | Memory device and method for fabricating the same | Oct 4, 2022 | Issued |
Array
(
[id] => 18158540
[patent_doc_number] => 20230025132
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/960285
[patent_app_country] => US
[patent_app_date] => 2022-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13982
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17960285
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/960285 | Memory device and method for fabricating the same | Oct 4, 2022 | Issued |
Array
(
[id] => 20245891
[patent_doc_number] => 12426236
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Semiconductor structure, method for manufacturing same and memory
[patent_app_type] => utility
[patent_app_number] => 17/954467
[patent_app_country] => US
[patent_app_date] => 2022-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 61
[patent_no_of_words] => 6843
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17954467
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/954467 | Semiconductor structure, method for manufacturing same and memory | Sep 27, 2022 | Issued |
Array
(
[id] => 18144864
[patent_doc_number] => 20230018716
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/935033
[patent_app_country] => US
[patent_app_date] => 2022-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7150
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17935033
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/935033 | SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING MEMORY | Sep 22, 2022 | Pending |
Array
(
[id] => 20217622
[patent_doc_number] => 12414291
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Semiconductor structure and manufacturing method thereof, and memory
[patent_app_type] => utility
[patent_app_number] => 17/950971
[patent_app_country] => US
[patent_app_date] => 2022-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 4248
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17950971
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/950971 | Semiconductor structure and manufacturing method thereof, and memory | Sep 21, 2022 | Issued |
Array
(
[id] => 20217622
[patent_doc_number] => 12414291
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-09
[patent_title] => Semiconductor structure and manufacturing method thereof, and memory
[patent_app_type] => utility
[patent_app_number] => 17/950971
[patent_app_country] => US
[patent_app_date] => 2022-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 4248
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17950971
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/950971 | Semiconductor structure and manufacturing method thereof, and memory | Sep 21, 2022 | Issued |
Array
(
[id] => 18776437
[patent_doc_number] => 20230371275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => METHOD OF FORMING DIFFERENT TYPES OF MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/880186
[patent_app_country] => US
[patent_app_date] => 2022-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10487
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17880186
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/880186 | METHOD OF FORMING DIFFERENT TYPES OF MEMORY DEVICES | Aug 2, 2022 | Pending |
Array
(
[id] => 18776437
[patent_doc_number] => 20230371275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => METHOD OF FORMING DIFFERENT TYPES OF MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/880186
[patent_app_country] => US
[patent_app_date] => 2022-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10487
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17880186
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/880186 | METHOD OF FORMING DIFFERENT TYPES OF MEMORY DEVICES | Aug 2, 2022 | Pending |
Array
(
[id] => 18211367
[patent_doc_number] => 20230057630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-23
[patent_title] => SEMICONDUCTOR DEVICE AND DATA STORAGE SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/870200
[patent_app_country] => US
[patent_app_date] => 2022-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20603
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17870200
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/870200 | SEMICONDUCTOR DEVICE AND DATA STORAGE SYSTEM INCLUDING THE SAME | Jul 20, 2022 | Pending |
Array
(
[id] => 18814943
[patent_doc_number] => 20230389281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/813409
[patent_app_country] => US
[patent_app_date] => 2022-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9262
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17813409
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/813409 | SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF | Jul 18, 2022 | Pending |
Array
(
[id] => 18814943
[patent_doc_number] => 20230389281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/813409
[patent_app_country] => US
[patent_app_date] => 2022-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9262
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17813409
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/813409 | SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF | Jul 18, 2022 | Pending |
Array
(
[id] => 17986134
[patent_doc_number] => 20220352171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => VERTICAL DIGIT LINE FOR SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/867628
[patent_app_country] => US
[patent_app_date] => 2022-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24953
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17867628
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/867628 | VERTICAL DIGIT LINE FOR SEMICONDUCTOR DEVICES | Jul 17, 2022 | Pending |
Array
(
[id] => 17933366
[patent_doc_number] => 20220328492
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/847861
[patent_app_country] => US
[patent_app_date] => 2022-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13583
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17847861
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/847861 | SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Jun 22, 2022 | Pending |
Array
(
[id] => 18016424
[patent_doc_number] => 11508731
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-11-22
[patent_title] => Semiconductor structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/807747
[patent_app_country] => US
[patent_app_date] => 2022-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 33
[patent_no_of_words] => 7807
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17807747
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/807747 | Semiconductor structure and manufacturing method thereof | Jun 19, 2022 | Issued |
Array
(
[id] => 20268573
[patent_doc_number] => 12439585
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-07
[patent_title] => Semiconductor device and manufacturing method of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/843921
[patent_app_country] => US
[patent_app_date] => 2022-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 37
[patent_no_of_words] => 2318
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17843921
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/843921 | Semiconductor device and manufacturing method of semiconductor device | Jun 16, 2022 | Issued |
Array
(
[id] => 20268573
[patent_doc_number] => 12439585
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-07
[patent_title] => Semiconductor device and manufacturing method of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/843921
[patent_app_country] => US
[patent_app_date] => 2022-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 37
[patent_no_of_words] => 2318
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17843921
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/843921 | Semiconductor device and manufacturing method of semiconductor device | Jun 16, 2022 | Issued |